Silicon Photonic IC (PIC) Design Engineer

About the Role We are seeking a highly skilled Silicon Photonic IC Design Engineer to play a key role in the design and physical layout of advanced Silicon Photonic Integrated Circuits (PICs) that interface directly with custom ASICs built on leading-edge semiconductor process nodes. This position offers the opportunity to work at the intersection of photonics, analog, and digital design — helping to define and deliver next-generation optical and electronic systems. Key Responsibilities Contribute to the design and physical layout of complex Silicon Photonic ICs (PICs) that connect directly with advanced ASICs. Participate in all stages of PIC delivery — from floor planning and block placement to micro-architecture, optical/electrical routing , and back-end verification (DRC/LVS). Collaborate with analog, digital, and packaging teams to ensure optimal design outcomes that meet requirements for opto-electronic performance , signal integrity (SI) , and power integrity (PI) . Work closely with other photonics engineers to refine layout methodologies , improve design automation, and enhance existing software-based verification and layout flows . Qualifications Specialized Skills Strong understanding of photonics fundamentals and core engineering design principles . Hands-on experience with Silicon Photonics Process Design Kits (PDKs) and best practices for designing and laying out photonic components, subsystems, and complete PICs. Proficiency with physical design tools such as Cadence, Siemens Mentor, or Klayout , including scripting and automation using SKILL or Python . Familiarity with layout verification tools (e.g., Calibre, Pegasus) for DRC, ERC, and LVS checks. Experience with SI and PI-aware electrical routing for mixed-signal and digital designs is a strong advantage. Education Ph.D. in Electrical Engineering, Physics, or a related field with a focus on integrated photonics or optical device design. Preferred Attributes Highly self-motivated with a proactive approach to problem-solving. Creative thinker with strong attention to detail. Thrives in a collaborative and fast-paced environment . Excellent written and verbal communication skills . California Pay Range $185,000 — $225,000 USD

{
  "content_hash": "ea7f4032a35db66abced40150dfc2a28bb67965a14a16af9afc566c63894a43d",
  "source_hash": "5bbb558b59af44a69d2ba8da626a63565c19ac4a2b7f63f3206a415f1ee1682c",
  "last_changed_at": "2026-05-29T22:58:20.269Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "Santa Clara, California",
    "city": "Santa Clara",
    "region": "CA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.85
  },
  "salary_max": 225000,
  "salary_min": 185000,
  "inferred_at": "2026-06-06T20:07:26.620Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Santa Clara, California",
      "city": "Santa Clara",
      "region": "CA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.85
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "year",
  "workplace_type": null,
  "salary_currency": "USD"
}

{}

{
  "title": " Silicon Photonic IC (PIC) Design Engineer",
  "offices": [
    {
      "id": 4040938008,
      "name": "Phizenix ",
      "location": "Livermore ",
      "child_ids": [],
      "parent_id": null
    }
  ],
  "language": "en",
  "location": {
    "name": "Santa Clara, California"
  },
  "metadata": [
    {
      "id": 8553409008,
      "name": "Salary Range",
      "value": {
        "unit": "USD",
        "max_value": "225000.0",
        "min_value": "185000.0"
      },
      "value_type": "currency_range"
    }
  ],
  "updated_at": "2025-11-21T14:01:53-05:00",
  "departments": [
    {
      "id": 4048769008,
      "name": "External - Client Requirement ",
      "child_ids": [],
      "parent_id": null
    }
  ],
  "company_name": "Phizenix",
  "requisition_id": 4356615008,
  "first_published": "2025-10-21T18:27:47-04:00",
  "application_deadline": null
}