Photolithography Process Development Engineer (Advanced Patterning)

{
  "content_hash": "9891a975e7bb768daa382e6173f501f2133a5d355f367b996d449bd7c7cacae0",
  "source_hash": "a281fa7b6c107d7f57b3e62d6ce19b057e1e9fb4bed5572c088c88da3f8d42d7",
  "last_changed_at": "2026-06-03T11:44:22.252Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "Lehi, UT, United States",
    "city": "Lehi",
    "region": "UT",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.8
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-06T11:13:24.520Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Lehi, UT, United States",
      "city": "Lehi",
      "region": "UT",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.8
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": null,
  "workplace_type": null,
  "salary_currency": null
}

{}

{
  "detail": {
    "Id": "25009994",
    "Title": "Photolithography Process Development Engineer (Advanced Patterning)",
    "media": [],
    "skills": [],
    "JobType": null,
    "Category": "Engineering - Product Dev",
    "JobGrade": null,
    "JobLevel": null,
    "JobShift": null,
    "WorkDays": null,
    "WorkHours": null,
    "WorkYears": null,
    "Department": null,
    "HotJobFlag": false,
    "StudyLevel": "Master's Degree",
    "WorkMonths": null,
    "WorkerType": null,
    "GeographyId": 300000056300723,
    "JobFamilyId": 300000068853972,
    "JobFunction": "Design Engineering",
    "JobSchedule": null,
    "BusinessUnit": null,
    "ContractType": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": "Utah",
        "Region2": "UT",
        "Region3": null,
        "Building": null,
        "Latitude": "40.40508",
        "Longitude": "-111.87141",
        "LocationId": 300000972512782,
        "PostalCode": "84048",
        "TownOrCity": "Lehi",
        "AddressLine1": "4000 N Flash Dr",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "Lehi > Lehi, UT"
      }
    ],
    "ContentLocale": "en",
    "HiringManager": null,
    "LegalEmployer": null,
    "RequisitionId": 300001861595094,
    "WorkplaceType": "",
    "BusinessUnitId": 300000002955206,
    "OrganizationId": 300001109677544,
    "GeographyNodeId": 300001538426115,
    "JobFunctionCode": "DESIGN",
    "LegalEmployerId": 300000061316156,
    "PrimaryLocation": "Lehi, UT, United States",
    "RequisitionType": "Experienced (Standard - Professional)",
    "NumberOfOpenings": null,
    "WorkplaceTypeCode": null,
    "BeFirstToApplyFlag": true,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ExternalContactName": null,
    "ShortDescriptionStr": "",
    "ExternalContactEmail": null,
    "ExternalPostedEndDate": null,
    "OtherRequisitionTitle": null,
    "requisitionFlexFields": [
      {
        "Value": "Yes",
        "Prompt": "ECL/GTC Required",
        "ControlType": "SingleChoiceList",
        "SequenceNumber": 18
      }
    ],
    "ApplyWhenNotPostedFlag": false,
    "DomesticTravelRequired": null,
    "ExternalDescriptionStr": "<p><strong>Change the world. Love your job.&nbsp;</strong></p><p>We’re at the forefront of an exciting era of semiconductor innovation at Texas Instruments’ LFAB in Lehi, Utah — home to our state-of-the-art 300mm manufacturing facility now ramping our most advanced 28nm analog and embedded process technology in the heart of the Silicon Slopes. As part of our Advanced Technology Development (ATD) organization, you will be challenged with developing and characterizing the next generation node. &nbsp;We are seeking a highly skilled and hands-on&nbsp;Process Development Engineer&nbsp;with deep expertise in advanced-node semiconductor manufacturing. This role focuses on the next generation&nbsp;20nm-class logic technologies, with primary responsibility for&nbsp;photolithography and litho-etch integration, including advanced patterning techniques such as&nbsp;pitch doubling (SADP/LELE). &nbsp;This role will also work directly with the Resolution Enhancement Techniques (RET) team to create Optical Proximity Corrections (OPC) and validate final pattern meets design tolerance. &nbsp;</p><p>&nbsp;</p><p>You will play a critical role in developing, optimizing, and scaling patterning processes to meet aggressive performance, yield, and manufacturability targets. This is a high-impact position working at the intersection of lithography, materials science, and plasma etch. &nbsp;</p><p>&nbsp;</p><p><strong>Responsibilities include:</strong></p><ul style=\"list-style-type: disc;\"><li><strong>Modeling &amp; Simulation:</strong>&nbsp;Utilize lithography simulation software (e.g., Prolith, S-Litho) to analyze process windows and optimize patterning results.</li><li><strong>Metrology &amp; Yield Improvement</strong>:&nbsp;Utilize advanced metrology (CD-SEM, Overlay, Scatterometry) to identify defects and improve Critical Dimension Uniformity (CDU) and overlay performance.</li><li><strong>Vendor &amp; Subsystem Interaction:</strong>&nbsp;Work with equipment vendors to evaluate new materials, photoresists, and tool hardware upgrades.</li><li><strong>Data Analysis &amp; SPC:</strong>&nbsp;Analyze process data, identify root cause, and implement robust process improvements. &nbsp;Apply Statistical Process Control (SPC) and Design of Experiments (DOE) to develop new processes to enable Litho shrink processes.&nbsp;</li><li><strong>Pathfinding &amp; Technology Transfer:</strong>&nbsp;Define pathfinding activities for new patterning technology, evaluating High NA Immersion for next-generation nodes. Lead technology transfer from R&amp;D to HVM for photolithography processes.</li><li><strong>Photo Process Characterization:</strong>&nbsp;Lead development to create next generation Litho Shrink processes for 20nm class logic nodes.<ul style=\"list-style-type: circle;\"><li>Drive&nbsp;litho-etch integration (LE, LELE, SADP / pitch doubling)&nbsp;for advanced patterning schemes.</li><li>Develop and implement&nbsp;resolution enhancement techniques (RET) and&nbsp;optical proximity correction (OPC)strategies.</li><li>Evaluate and select&nbsp;materials systems, including photoresists, hard masks, and anti-reflective coatings.</li><li>Characterize and reduce patterning defects, including&nbsp;line edge roughness (LER), CD variation, and overlay errors.</li><li>Collaborate closely with Etch team to optimize&nbsp;pattern transfer, profile control, and CD uniformity&nbsp;Interface with cross-functional teams including design, integration, yield, and manufacturing.</li></ul></li></ul><p>&nbsp;</p>",
    "ObjectVerNumberProfile": null,
    "PrimaryLocationCountry": "US",
    "CorporateDescriptionStr": "<div>\n <div>\n  <b>Why TI?</b>\n </div>\n <div>\n  <ul>\n   <li>Engineer your future. We empower our employees to truly own their career and development. Come collaborate with some of the smartest people in the world to shape the future of electronics.</li>\n   <li>We're different by design. Diverse backgrounds and perspectives are what push innovation forward and what make TI stronger. We value each and every voice, and look forward to hearing yours.&nbsp;<a href=\"https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/pages/4012\" target=\"_blank\" rel=\"nofollow\">Meet the people of TI</a></li>\n   <li>Benefits that benefit you. We offer competitive pay and benefits designed to help you and your family live your best life. Your well-being is important to us.</li>\n  </ul>\n </div>\n <div>\n  <br>\n </div>\n <div>\n  <div></div>\n  <div>\n   <b>About Texas Instruments</b>\n  </div>\n  <div>\n   Texas Instruments Incorporated (Nasdaq: TXN) is a global semiconductor company that designs, manufactures and sells analog and embedded processing chips for markets such as industrial, automotive, data center, personal electronics and communications equipment. At our core, we have a passion to create a better world by making electronics more affordable through semiconductors. This passion is alive today as each generation of innovation builds upon the last to make our technology more reliable, more affordable and lower power, making it possible for semiconductors to go into electronics everywhere. Learn more&nbsp;at&nbsp;<a href=\"https://www.ti.com/\" target=\"_blank\" rel=\"nofollow\">TI.com</a>.\n  </div>\n  <div>\n   <br>\n  </div>\n  <div>\n   <div>\n    Texas Instruments is an equal opportunity employer and supports a diverse, inclusive work environment. All qualified applicants will receive consideration for employment without regard to race, color, religion, creed, disability, genetic information, national origin, gender, gender identity and expression, age, sexual orientation, marital status, veteran status, or any other characteristic protected by federal, state, or local laws.\n   </div>\n   <div>\n    <br>\n   </div>\n   <div>\n    If you are interested in this position, please apply to this requisition.\n   </div>\n  </div>\n </div>\n</div>\n<div>\n</div>",
    "ExternalPostedStartDate": "2026-04-10T22:02:26+00:00",
    "ExternalQualificationsStr": "<p><strong>Minimum requirements:</strong></p><ul style=\"list-style-type: disc;\"><li>Master's in&nbsp;Electrical Engineering, Materials Science, Physics, or related discipline</li><li>5+ years of industry experience in&nbsp;advanced semiconductor process development</li><li>Direct, hands-on experience with&nbsp;22nm node&nbsp;or comparable advanced nodes (e.g., 28nm, 14nm)</li><li>Strong expertise in:<ul style=\"list-style-type: circle;\"><li>Photolithography process development and optimization</li><li>Litho-etch integration (LELE, SADP, pitch splitting/doubling)</li><li>OPC and Resolution Enhancement Techniques (RET) methodologies</li><li>Dry etch processes&nbsp;for pattern transfer</li></ul></li><li>Deep understanding of:<ul style=\"list-style-type: circle;\"><li>Critical dimension (CD) control and uniformity</li><li>Overlay and alignment challenges</li><li>Defectivity mechanisms and mitigation strategies</li></ul></li></ul><p><br><strong>Preferred qualifications:</strong></p><ul style=\"list-style-type: disc;\"><li>PhD in&nbsp;Electrical Engineering, Materials Science, Physics, or related discipline</li><li>Experience with&nbsp;self-aligned multiple patterning (SAMP, SADP, SAQP)</li><li>Familiarity with advanced nodes below 22nm (e.g., 16/14nm FinFET technologies)</li><li>Experience working in high-volume manufacturing environments (foundry or IDM)</li><li>Exposure to industry-standard modeling and OPC tools</li><li>Strong problem-solving skills with a data-driven approach</li><li>Demonstrated ability to work cross-functionally in fast-paced environments</li><li>Experience with advanced reticle layout and Resolution Enhancement Techniques (RET)</li><li>Demonstrated strong analytical and problem-solving skills, with a collaborative team-player mindset</li><li>Technical Skills:&nbsp;Deep understanding of Immersion lithography, DUV, and multi-patterning processes.&nbsp;Demonstrated ability to Design for Manufacturing</li><li>Software Skills:&nbsp;Proficiency with lithography simulation software (ProLith, S-Litho) and data analysis tools (e.g., JMP, Python)</li></ul>",
    "InternalQualificationsStr": "<p><strong>Minimum requirements:</strong></p><ul style=\"list-style-type: disc;\"><li>Master's in&nbsp;Electrical Engineering, Materials Science, Physics, or related discipline</li><li>5+ years of industry experience in&nbsp;advanced semiconductor process development</li><li>Direct, hands-on experience with&nbsp;22nm node&nbsp;or comparable advanced nodes (e.g., 28nm, 14nm)</li><li>Strong expertise in:<ul style=\"list-style-type: circle;\"><li>Photolithography process development and optimization</li><li>Litho-etch integration (LELE, SADP, pitch splitting/doubling)</li><li>OPC and Resolution Enhancement Techniques (RET) methodologies</li><li>Dry etch processes&nbsp;for pattern transfer</li></ul></li><li>Deep understanding of:<ul style=\"list-style-type: circle;\"><li>Critical dimension (CD) control and uniformity</li><li>Overlay and alignment challenges</li><li>Defectivity mechanisms and mitigation strategies</li></ul></li></ul><p><br><strong>Preferred qualifications:</strong></p><ul style=\"list-style-type: disc;\"><li>PhD in&nbsp;Electrical Engineering, Materials Science, Physics, or related discipline</li><li>Experience with&nbsp;self-aligned multiple patterning (SAMP, SADP, SAQP)</li><li>Familiarity with advanced nodes below 22nm (e.g., 16/14nm FinFET technologies)</li><li>Experience working in high-volume manufacturing environments (foundry or IDM)</li><li>Exposure to industry-standard modeling and OPC tools</li><li>Strong problem-solving skills with a data-driven approach</li><li>Demonstrated ability to work cross-functionally in fast-paced environments</li><li>Experience with advanced reticle layout and Resolution Enhancement Techniques (RET)</li><li>Demonstrated strong analytical and problem-solving skills, with a collaborative team-player mindset</li><li>Technical Skills:&nbsp;Deep understanding of Immersion lithography, DUV, and multi-patterning processes.&nbsp;Demonstrated ability to Design for Manufacturing</li><li>Software Skills:&nbsp;Proficiency with lithography simulation software (ProLith, S-Litho) and data analysis tools (e.g., JMP, Python)</li></ul>",
    "OrganizationDescriptionStr": "TI does not make recruiting or hiring decisions based on citizenship, immigration status or national origin. However, if TI determines that information access or export control restrictions based upon applicable laws and regulations would prohibit you from working in this position without first obtaining an export license, TI expressly reserves the right not to seek such a license for you and either offer you a different position that does not require an export license or decline to move forward with your employment.",
    "primaryLocationCoordinates": [
      {
        "Latitude": "40.38993",
        "Longitude": "-111.84755",
        "CountryCode": "US",
        "GeographyId": 300000056300723,
        "GeographyNodeId": 300001538426115
      }
    ],
    "ExternalResponsibilitiesStr": "",
    "InternalResponsibilitiesStr": "",
    "InternationalTravelRequired": null
  },
  "list_job": {
    "Id": "25009994",
    "Title": "Photolithography Process Development Engineer (Advanced Patterning)",
    "JobType": null,
    "Distance": 1775779200000,
    "JobShift": null,
    "Language": "US",
    "WorkDays": null,
    "JobFamily": null,
    "Relevancy": 2,
    "WorkHours": null,
    "Department": null,
    "HotJobFlag": false,
    "PostedDate": "2026-04-10",
    "StudyLevel": null,
    "WorkerType": null,
    "GeographyId": 300000056300723,
    "JobFunction": null,
    "JobSchedule": null,
    "BusinessUnit": null,
    "ContractType": null,
    "ManagerLevel": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": "Utah",
        "Region2": "UT",
        "Region3": null,
        "Building": null,
        "Latitude": 40.40508,
        "Longitude": -111.87141,
        "LocationId": 300000972512782,
        "PostalCode": "84048",
        "TownOrCity": "Lehi",
        "AddressLine1": "4000 N Flash Dr",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "Lehi > Lehi, UT"
      }
    ],
    "LegalEmployer": null,
    "MediaThumbURL": "https://img.youtube.com/vi/6q_3FAFJEzE/hqdefault.jpg",
    "WorkplaceType": "",
    "BusinessUnitId": 300000002955206,
    "OrganizationId": 300001109677544,
    "PostingEndDate": null,
    "LegalEmployerId": 300000061316156,
    "PrimaryLocation": "Lehi, UT, United States",
    "WorkDurationYears": null,
    "WorkplaceTypeCode": null,
    "BeFirstToApplyFlag": true,
    "WorkDurationMonths": null,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ShortDescriptionStr": "",
    "requisitionFlexFields": [],
    "DomesticTravelRequired": null,
    "PrimaryLocationCountry": "US",
    "ExternalQualificationsStr": null,
    "ExternalResponsibilitiesStr": null,
    "InternationalTravelRequired": null
  },
  "detail_meta": {
    "url": "https://edbz.fa.us2.oraclecloud.com/hcmRestApi/resources/latest/recruitingCEJobRequisitionDetails?expand=all&onlyData=true&finder=ById;Id=%2225009994%22,siteNumber=CX",
    "http_status": 200,
    "content_type": "application/json",
    "response_bytes": 13854
  },
  "detail_errors": []
}