ASIC Design Engineer

{
  "content_hash": "34212ba3d20204d4f2f7ec89bce2df4a2b61191feb57ed43821b894ede84209e",
  "source_hash": "cf89db0777ec5b27474a7118182c6eb4c317f7974023caa93fa1bdea7421d013",
  "last_changed_at": "2026-05-30T06:07:46.604Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "San Jose, Costa Rica, Costa Rica",
    "city": "San Jose",
    "region": "Costa Rica",
    "country": "Costa Rica",
    "is_remote": true,
    "confidence": 0.8
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-06T10:29:01.189Z",
  "launch_scope": {
    "reason": "bamboohr_production_catalog",
    "included": true,
    "location": {
      "raw": "San Jose, Costa Rica, Costa Rica",
      "city": "San Jose",
      "region": "Costa Rica",
      "country": "Costa Rica",
      "is_remote": true,
      "confidence": 0.8
    },
    "countries": [
      "Costa Rica"
    ]
  },
  "remote_policy": "remote",
  "salary_period": null,
  "workplace_type": "remote",
  "salary_currency": null
}

{}

{
  "list_job": {
    "id": "164",
    "isRemote": null,
    "location": {
      "city": null,
      "state": null
    },
    "atsLocation": {
      "city": "San Jose",
      "state": null,
      "country": "Costa Rica",
      "province": "Costa Rica"
    },
    "departmentId": "18609",
    "locationType": "1",
    "jobOpeningName": "ASIC Design Engineer",
    "departmentLabel": "ASIC Engineering",
    "employmentStatusLabel": "Full-Time"
  },
  "detail_errors": [],
  "detail_job_opening": {
    "location": {
      "city": null,
      "state": null,
      "postalCode": null,
      "addressCountry": null
    },
    "datePosted": "2025-10-15",
    "atsLocation": {
      "city": "San Jose",
      "state": "Costa Rica",
      "country": "Costa Rica",
      "countryId": "51"
    },
    "description": "<p>At Cornelis we’re building the future of AI and HPC networking with an AI-first approach to silicon and software development. We’re seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from chip architecture to system performance at scale.<br></p>\n<p><br></p>\n<p><span style=\"font-size: 12pt\"><span>Cornelis Networks delivers the world’s highest performance scale-out networking solutions for AI and HPC datacenters. Our differentiated architecture seamlessly integrates hardware, software and system level technologies to maximize the efficiency of GPU, CPU and accelerator-based compute clusters at any scale. Our solutions drive breakthroughs in AI &amp; HPC workloads, empowering our customers to push the boundaries of innovation. Backed by top-tier venture capital and strategic investors, we are committed to innovation, performance and scalability - solving the world’s most demanding computational challenges with our next-generation networking solutions.  </span><br></span></p>\n<p><br></p>\n<p><span style=\"font-size: 12pt\"><span>We are a fast-growing, forward-thinking team of architects, engineers, and business professionals with a proven track record of building successful products and companies. As a global organization, our team spans multiple U.S. states and six countries, and we continue to expand with exceptional talent in onsite, hybrid, and fully remote roles.  </span><br></span></p>\n<p><br></p>\n<p><span style=\"font-size: 12pt\"><span>Cornelis Networks is hiring talented ASIC Design Engineers with deep experience in one or more of the key areas required to build the world-class SoCs to be deployed in high performance computing, high performance data analytics, and artificial intelligence interconnect solutions.</span><br></span></p>\n<p><br></p>\n<p><span style=\"font-size: 12pt\"><span style=\"font-weight: bold\"><span>Key Responsibilities</span></span><br></span></p>\n<ul>\n<li><span style=\"font-size: 12pt\"><span>Implementation of the advanced ethernet protocols for the next generation ethernet ASICs.  </span><br></span></li>\n</ul>\n<ul>\n<li><span style=\"font-size: 12pt\"><span>Write micro architecture specifications. </span><br></span></li>\n</ul>\n<ul>\n<li><span style=\"font-size: 12pt\"><span>Pre-silicon: Define timing constraints for the RTL block and work with Physical Design engineers for timing optimization.</span><br></span></li>\n</ul>\n<ul>\n<li><span style=\"font-size: 12pt\"><span>Pre-silicon: Work with the verification engineers to create block/system level test plans and ensure that the design is adequately covered.</span><br></span></li>\n</ul>\n<ul>\n<li><span style=\"font-size: 12pt\"><span>Post-silicon: Work with hardware/firmware/software engineers to resolve ASIC issues.  </span><br></span></li>\n</ul>\n<p><span style=\"font-size: 12pt\"><br></span></p>\n<p><span style=\"font-size: 12pt\"><span style=\"font-weight: bold\"><span>Minimum Qualifications</span></span><br></span></p>\n<ul>\n<li><span style=\"font-size: 12pt\"><span>B.S. or M.S.  degree in Computer or Electrical Engineering. </span><br></span></li>\n</ul>\n<ul>\n<li><span style=\"font-size: 12pt\"><span>3 + years of post-college experience in digital design with proficiency in Verilog, System Verilog.</span><br></span></li>\n</ul>\n<ul>\n<li><span style=\"font-size: 12pt\"><span>Relevant experience in timing closure and familiarity with modern physical design methodologies.</span><br></span></li>\n</ul>\n<ul>\n<li><span style=\"font-size: 12pt\"><span>Demonstrated strength with system level debug and determining root cause of technical issues.</span><br></span></li>\n</ul>\n<ul>\n<li><span style=\"font-size: 12pt\"><span>Strong verbal and written communications skills.</span></span></li>\n</ul>\n<p><br><br></p>\n<p><span style=\"font-size: 12pt\"><span style=\"font-weight: bold\"><span>Preferred Qualifications</span></span><br></span></p>\n<ul>\n<li><span style=\"font-size: 12pt\"><span>Experience with Ethernet architecture and Networking protocols. </span><br></span></li>\n<li><span style=\"font-size: 12pt\"><span>Familiarity and experience in design of some ethernet protocols applicable to ethernet adapters and switches.</span><br></span></li>\n<li><span style=\"font-size: 12pt\">Experience with multiple clock designs and asynchronous interfaces</span></li>\n</ul>\n<p><span style=\"font-size: 12pt\"><br></span></p>\n<p><span style=\"font-size: 12pt\"><span style=\"font-weight: bold\">Job Location:<span> </span></span>This role may work remote from Costa Rica via an EOR (Employer of Record).</span></p>\n<p><br></p>\n<p>We offer a competitive compensation package that includes base salary, performance incentives and equity participation.</p>\n<p><br></p>\n<p>At Cornelis Networks, your compensation is only one component of your comprehensive total rewards package. Compensation will be determined by factors such as experience, qualifications, skills, and location relative to the hiring range for the position. </p>\n<p><br></p>\n<p>Depending on your geographic location, in addition to your total rewards package, you may also be eligible for additional benefits, paid holidays, and flexible work arrangements.</p>\n<p><br></p>\n<p>Cornelis Networks does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. Cornelis Networks is an equal opportunity employer, and all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity or expression, pregnancy, age, national origin, disability status, genetic information, protected veteran status, or any other characteristic protected by law. </p>",
    "compensation": null,
    "departmentId": "18609",
    "locationType": "1",
    "seekPromoted": false,
    "jobCategoryId": null,
    "jobOpeningName": "ASIC Design Engineer",
    "departmentLabel": "ASIC Engineering",
    "jobOpeningStatus": "Open",
    "minimumExperience": null,
    "jobOpeningShareUrl": "https://cornelisnetworks.bamboohr.com/careers/164",
    "employmentStatusLabel": "Full-Time"
  }
}