bluedoor data·Job Postings API·bluedoor.sh ↗

HomeCompaniesBrassRing 25771 / 5403Eng Prin - Elec

Eng Prin - Elec

BrassRing 25771 / 5403 · Remote · Active · IBM Kenexa BrassRing

Job facts

FieldValue
CompanyBrassRing 25771 / 5403
TitleEng Prin - Elec
Normalized title-
Department / team-
LocationMinimum $30, United States
Work modelRemote / Remote
Employment type-
Salary-
Statusactive
ATS providerIBM Kenexa BrassRing
Posted / first seen / 2026-06-06
Changed / last seen2026-06-06 / 2026-06-06

Related slices

PageWhat it containsOpen
Company jobsActive postings from BrassRing 25771 / 5403.Open
Company breakdownsRole, location, ATS, and work model facets for this company.Open
ATS provider jobsActive postings observed through IBM Kenexa BrassRing.Open
Provider filtered searchThe same provider as a filtered job collection.Open
City jobsActive postings in Minimum $30.Open
Work model jobsActive Remote postings.Open
Lifecycle eventsOpen, update, close, and reopen events for this posting.Open
Original postingCanonical source or apply URL captured from the ATS.Open

Linked records

CompanyBrassRing 25771 / 5403
Source5df74f06-fb84-48ea-b697-c0b8b271cdb8
ATS providerIBM Kenexa BrassRing

Description

Minimum $30,000 Sign On Bonus being offered for external hires. US CITIZENSHIP REQUIRED #LI-LB3 The Engineering, Science and Analysis (ESA) Strategic Capabilities Unit comprises the technical talent and organizational leadership that enables the successful delivery of high-impact discriminating technologies for our customers’ missions. Our collaborative, cross-functional teams are committed to innovation, integrity, continual learning and strong execution. What You’ll Do: Apply innovative design techniques to create defense-oriented, cutting-edge electronic systems. Work in a fast-paced team environment on a variety of R&D, proof of concept, and production programs. Verify FPGA designs (including SOC architectures utilizing soft-core processors, digital filters, image processing algorithms, and communication interfaces/protocols), design and implement test benches for both unit level and system level environments, and create reusable verification environments that can be used across multiple projects. Work in a System Verilog/UVM environment developing tests, testbenches, UVM components, and regressions/testlists. Be responsible for generating and executing the FPGA Verification Test Plan and FPGA Verification Matrix. Work collaboratively and in tandem with system architects, FPGA design engineers, and embedded software engineers. Maintain a regular and predictable work schedule. Establish and maintain effective working relationships within the department, the Strategic Business Units, Strategic Capabilities Units and the Company. Interact appropriately with others in order to maintain a positive and productive work environment. Perform other duties as necessary. On-Site Work Environment: This position requires regular in-person engagement by working on-site five days each normally scheduled week in the primary work location. Travel and local commute between company campuses and other possible non-company locations may be required. Working Conditions: Work is performed in an office, laboratory, production floor, or cleanroom, outdoors or remote research environment. May occasionally work in production work centers where use of protective equipment and gear is required. May access other facilities in various weather conditions.

Full job record

Job IDecc2b81419f7a9b44693d9e128ba072e6801a0d5
Org IDf5489549-405a-4e59-8891-1454e316273f
Source ID5df74f06-fb84-48ea-b697-c0b8b271cdb8
Board ID5df74f06-fb84-48ea-b697-c0b8b271cdb8
Provideribm_kenexa_brassring
Provider Job Key294117
TitleEng Prin - Elec
Normalized Title
Statusactive
Activeyes
Location Text
Department
Team
Employment Type
Workplace Typeremote
Remote Policyremote
CountryUnited States
Region
CityMinimum $30
Salary Raw
Salary Min
Salary Max
Salary Currency
Salary Period
Source URLhttps://sjobs.brassring.com/TGnewUI/Search/home/HomeWithPreLoad?PageType=JobDetails&partnerid=25771&siteid=5403&jobid=294117
Apply URLhttps://sjobs.brassring.com/TGnewUI/Search/home/HomeWithPreLoad?PageType=JobDetails&partnerid=25771&siteid=5403&jobid=294117
First Seen At2026-06-06 08:41:49Z
Last Seen At2026-06-06 20:29:28Z
Last Checked At2026-06-06 20:29:28Z
Last Changed At2026-06-06 08:41:49Z
Inactive At
Source Posted At
Source Updated At2026-06-05 00:00:00Z
Raw Payload Uris3://job-postings-prod-raw-590183727216/raw/provider=ibm_kenexa_brassring/board=p:25771|s:5403/date=2026-06-06/2026-06-06T20-29-02-364Z-dad61016ecd5f0dab169ea9356ff346f435f5de3bc4cdda081a420957f97761c.json
Event Fields
{
  "content_hash": "11ede376b61490ae1fcf89add647b5ebd5509f50727856a9ea36e9fc2a36f06c",
  "source_hash": "885705f184c367a84c0fc8f22822ec14d16535f1aff528725b518cc9fa30db60",
  "last_changed_at": "2026-06-06T08:41:49.020Z",
  "active_status": "active"
}
Parsed Structured
{
  "language": "en",
  "location": {
    "raw": "Minimum $30,000 Sign On Bonus being offered for external hires.\n US CITIZENSHIP REQUIRED\n #LI-LB3\nThe Engineering, Science and Analysis (ESA) Strategic Capabilities Unit comprises the technical talent and organizational leadership that enables the successful delivery of high-impact discriminating technologies for our customers’ missions. Our collaborative, cross-functional teams are committed to innovation, integrity, continual learning and strong execution.\n What You’ll Do:\n Apply innovative design techniques to create defense-oriented, cutting-edge electronic systems. Work in a fast-paced team environment on a variety of R&D, proof of concept, and production programs. Verify FPGA designs (including SOC architectures utilizing soft-core processors, digital filters, image processing algorithms, and communication interfaces/protocols), design and implement test benches for both unit level and system level environments, and create reusable verification environments that can be used across multiple projects. Work in a System Verilog/UVM environment developing tests, testbenches, UVM components, and regressions/testlists. Be responsible for generating and executing the FPGA Verification Test Plan and FPGA Verification Matrix. Work collaboratively and in tandem with system architects, FPGA design engineers, and embedded software engineers. Maintain a regular and predictable work schedule. Establish and maintain effective working relationships within the department, the Strategic Business Units, Strategic Capabilities Units and the Company. Interact appropriately with others in order to maintain a positive and productive work environment. Perform other duties as necessary.\n On-Site Work Environment: This position requires regular in-person engagement by working on-site five days each normally scheduled week in the primary work location. Travel and local commute between company campuses and other possible non-company locations may be required.\n Working Conditions:\n Work is performed in an office, laboratory, production floor,",
    "city": "Minimum $30",
    "region": null,
    "country": "United States",
    "is_remote": true,
    "confidence": 0.95
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-06T20:29:26.784Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Minimum $30,000 Sign On Bonus being offered for external hires.\n US CITIZENSHIP REQUIRED\n #LI-LB3\nThe Engineering, Science and Analysis (ESA) Strategic Capabilities Unit comprises the technical talent and organizational leadership that enables the successful delivery of high-impact discriminating technologies for our customers’ missions. Our collaborative, cross-functional teams are committed to innovation, integrity, continual learning and strong execution.\n What You’ll Do:\n Apply innovative design techniques to create defense-oriented, cutting-edge electronic systems. Work in a fast-paced team environment on a variety of R&D, proof of concept, and production programs. Verify FPGA designs (including SOC architectures utilizing soft-core processors, digital filters, image processing algorithms, and communication interfaces/protocols), design and implement test benches for both unit level and system level environments, and create reusable verification environments that can be used across multiple projects. Work in a System Verilog/UVM environment developing tests, testbenches, UVM components, and regressions/testlists. Be responsible for generating and executing the FPGA Verification Test Plan and FPGA Verification Matrix. Work collaboratively and in tandem with system architects, FPGA design engineers, and embedded software engineers. Maintain a regular and predictable work schedule. Establish and maintain effective working relationships within the department, the Strategic Business Units, Strategic Capabilities Units and the Company. Interact appropriately with others in order to maintain a positive and productive work environment. Perform other duties as necessary.\n On-Site Work Environment: This position requires regular in-person engagement by working on-site five days each normally scheduled week in the primary work location. Travel and local commute between company campuses and other possible non-company locations may be required.\n Working Conditions:\n Work is performed in an office, laboratory, production floor,",
      "city": "Minimum $30",
      "region": null,
      "country": "United States",
      "is_remote": true,
      "confidence": 0.95
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": "remote",
  "salary_period": null,
  "workplace_type": "remote",
  "salary_currency": null
}
Extensions
{}
Native Structured
{
  "Link": "https://sjobs.brassring.com/TGnewUI/Search/home/HomeWithPreLoad?partnerid=25771&siteid=5403&PageType=JobDetails&jobid=294117",
  "score": 0,
  "Applied": false,
  "geodist": 0,
  "IsActive": false,
  "Language": null,
  "Selected": false,
  "localeId": "1033",
  "ApplyDiff": 0,
  "Questions": [
    {
      "QId": 1,
      "Value": "294117",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "reqid",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "No",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "hotjob",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "25771",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "clientid",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "5403",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "siteid",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "691",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "gqid",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "1",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "jobreqlanguage",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "0.0",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "latitude",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "0.0",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "longitude",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "05-Jun-2026",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "lastupdated",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "Eng Prin - Elec",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "jobtitle",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "<table><tbody><tr><td><strong>Minimum $30,000 Sign On Bonus being offered for external hires.</strong></td></tr></tbody></table><br><strong>US CITIZENSHIP REQUIRED</strong><br><span style=\"color:#ffffff;\">#LI-LB3</span><br>The Engineering, Science and Analysis (ESA) Strategic Capabilities Unit comprises the technical talent and organizational leadership that enables the successful delivery of high-impact discriminating technologies for our customers’ missions. Our collaborative, cross-functional teams are committed to innovation, integrity, continual learning and strong execution.<br><br><strong>What You’ll Do:</strong><br>&nbsp;<ul><li>Apply innovative design techniques to create defense-oriented, cutting-edge electronic systems.&nbsp;</li><li>Work in a fast-paced team environment on a variety of R&amp;D, proof of concept, and production programs.</li><li>Verify FPGA designs (including SOC architectures utilizing soft-core processors, digital filters, image processing algorithms, and communication interfaces/protocols), design and implement test benches for both unit level and system level environments, and create reusable verification environments that can be used across multiple projects.</li><li>Work in a System Verilog/UVM environment developing tests, testbenches, UVM components, and regressions/testlists.</li><li>Be responsible for generating and executing the FPGA Verification Test Plan and FPGA Verification Matrix.</li><li>Work collaboratively and in tandem with system architects, FPGA design engineers, and embedded software engineers.</li><li>Maintain a regular and predictable work schedule.</li><li>Establish and maintain effective working relationships within the department, the Strategic Business Units, Strategic Capabilities Units and the Company. Interact appropriately with others in order to maintain a positive and productive work environment.</li><li>Perform other duties as necessary.</li></ul>&nbsp;<br><strong>On-Site Work Environment: </strong>This position requires regular in-person engagement by working<strong> on-site five days</strong> each normally scheduled week in the primary work location. Travel and local commute between company campuses and other possible non-company locations may be required.<br><br><strong>Working Conditions:</strong><br>&nbsp;<ul><li>Work is performed in an office, laboratory, production floor, or cleanroom, outdoors or remote research environment.</li><li>May occasionally work in production work centers where use of protective equipment and gear is required.</li><li>May access other facilities in various weather conditions.</li></ul>",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "jobdescription",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "120464BR",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "autoreq",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "Colorado ",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "formtext31",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "Westminster",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "formtext20",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "Principal FPGA Verification Engineer - $30K Sign On Bonus",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "formtext22",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    },
    {
      "QId": 1,
      "Value": "United States ",
      "Options": null,
      "AjaxLoad": false,
      "VerityZone": null,
      "QuestionName": "formtext30",
      "QuestionType": null,
      "IsAutoComplete": false,
      "QuestionNumber": null,
      "IsChildQuestion": false,
      "selectedOptions": null,
      "IsParentQuestion": false,
      "ParentQuestionId": 0,
      "QuestionDescription": null,
      "ActualValueFromSolar": null,
      "SelectedOptionsFromSavedSearch": null
    }
  ],
  "SavedDate": null,
  "NextApplyDate": null,
  "SavedDateTime": null,
  "NoOfDaysToExpire": 0,
  "NoOfHoursToExpire": 0,
  "CurrentSubmissions": 0,
  "isSocialReferralJobRestricted": false
}
Get this page with API

Rendered from the bluedoor Job Postings API. Reproduce it:

GET https://api.bluedoor.sh/job-postings/v1/jobs/ecc2b81419f7a9b44693d9e128ba072e6801a0d5?include=descriptionJSON
GET https://api.bluedoor.sh/job-postings/v1/orgs/f5489549-405a-4e59-8891-1454e316273fJSON
GET https://api.bluedoor.sh/job-postings/v1/sources/5df74f06-fb84-48ea-b697-c0b8b271cdb8JSON
GET https://api.bluedoor.sh/job-postings/v1/jobs/ecc2b81419f7a9b44693d9e128ba072e6801a0d5/eventsJSON