Mixed-Signal Design Verification Engineer | Custom

{
  "content_hash": "e37904ab6888131794f3ec220cc0b4dfaf19a23b02605280f460711c1a69ca52",
  "source_hash": "d1142c54b181febc82d3033ad1e600916c8099e18e84727cd67b5db78ecfeb03",
  "last_changed_at": "2026-05-31T18:09:55.638Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "Dallas, TX, United States",
    "city": "Dallas",
    "region": "TX",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.8
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-06T11:13:24.549Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Dallas, TX, United States",
      "city": "Dallas",
      "region": "TX",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.8
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": null,
  "workplace_type": null,
  "salary_currency": null
}

{}

{
  "detail": {
    "Id": "25007647",
    "Title": "Mixed-Signal Design Verification Engineer | Custom",
    "media": [],
    "skills": [],
    "JobType": null,
    "Category": "Engineering - Product Dev",
    "JobGrade": null,
    "JobLevel": null,
    "JobShift": null,
    "WorkDays": null,
    "WorkHours": null,
    "WorkYears": null,
    "Department": null,
    "HotJobFlag": false,
    "StudyLevel": "Bachelor's Degree",
    "WorkMonths": null,
    "WorkerType": null,
    "GeographyId": 300000056282337,
    "JobFamilyId": 300000068853972,
    "JobFunction": "Design Engineering",
    "JobSchedule": null,
    "BusinessUnit": null,
    "ContractType": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": "Dallas",
        "Region2": "TX",
        "Region3": null,
        "Building": "FORE",
        "Latitude": "32.91296",
        "Longitude": "-96.73579",
        "LocationId": 300000068944502,
        "PostalCode": "75243",
        "TownOrCity": "Dallas",
        "AddressLine1": "12500 T I Blvd",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "Dallas > South Campus"
      }
    ],
    "ContentLocale": "en",
    "HiringManager": null,
    "LegalEmployer": null,
    "RequisitionId": 300001753483718,
    "WorkplaceType": "",
    "BusinessUnitId": 300000002955206,
    "OrganizationId": 300001531708533,
    "GeographyNodeId": 300001538426019,
    "JobFunctionCode": "DESIGN",
    "LegalEmployerId": 300000061316156,
    "PrimaryLocation": "Dallas, TX, United States",
    "RequisitionType": "Experienced (Standard - Professional)",
    "NumberOfOpenings": null,
    "WorkplaceTypeCode": null,
    "BeFirstToApplyFlag": false,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ExternalContactName": null,
    "ShortDescriptionStr": "",
    "ExternalContactEmail": null,
    "ExternalPostedEndDate": null,
    "OtherRequisitionTitle": null,
    "requisitionFlexFields": [
      {
        "Value": "Yes",
        "Prompt": "ECL/GTC Required",
        "ControlType": "SingleChoiceList",
        "SequenceNumber": 18
      }
    ],
    "ApplyWhenNotPostedFlag": false,
    "DomesticTravelRequired": null,
    "ExternalDescriptionStr": "<p>We are seeking a talented <strong>Mixed-Signal Design Verification Engineer </strong>with experience in <strong>verifying high-speed wireline communications and clock/data paths</strong>. Come be a part of an exciting Top-Level Design Verification (TLDV) Team in the ACS product line, which develops cutting-edge ASSP ICs. The TLDV team builds automated AMS and DMS testbenches to verify logical functionality, electrical parameters, performance and reliability of custom high-volume chips. While doing that, we strive for continuous improvement in our tools and methodologies, and believe in teamwork and having fun.</p>\n<p>This individual will:</p>\n<ul>\n <li>Execute the pre-silicon verification of complex mixed-signal IC products. Build testbench and automation solutions that are scalable and that support DMS and AMS stimulus and checkers to verify DUT behavior before tapeout.&nbsp;</li>\n <li>Verify high-speed clock and data paths (clock/data recovery, timing, serialization/de-serialization, PLLs, DLLs) such as USB, eUSB, SerDes and other wireline protocols.&nbsp;</li>\n <li>Verify the design to work according to the datasheet, VVCM, system-level use cases, design-for-test features, and usability from a customer and bench/ATE perspective.</li>\n <li>Work with the design teams and systems teams to provide guidance on Design for Verification architecture during chip development, to triage and close bugs as they arise, and to elaborate and clarify the datasheet and VVCM specifications.</li>\n <li>Be knowledgeable and efficient at using the languages and tools of the trade such as: Verilog, SystemVerilog, Verilog-AMS, Cadence Virtuoso, Spectre, Simvision, text editors, scripting languages, Starfish, CDDS, functional coverage, RTL code coverage, and constrained-random stimulus.</li>\n <li>Evaluate system-level use-cases and re-create these in simulation, including communication with the customer to understand these system cases and to review results with them.</li>\n <li>Create and maintain behavioral models of analog circuits (real-number models, simple logical models, Verilog-AMS electrical or wreal models, or simple schematic models).</li>\n</ul>",
    "ObjectVerNumberProfile": null,
    "PrimaryLocationCountry": "US",
    "CorporateDescriptionStr": "<div>\n <div>\n  <b>Why TI?</b>\n </div>\n <div>\n  <ul>\n   <li>Engineer your future. We empower our employees to truly own their career and development. Come collaborate with some of the smartest people in the world to shape the future of electronics.</li>\n   <li>We're different by design. Diverse backgrounds and perspectives are what push innovation forward and what make TI stronger. We value each and every voice, and look forward to hearing yours.&nbsp;<a href=\"https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/pages/4012\" target=\"_blank\" rel=\"nofollow\">Meet the people of TI</a></li>\n   <li>Benefits that benefit you. We offer competitive pay and benefits designed to help you and your family live your best life. Your well-being is important to us.</li>\n  </ul>\n </div>\n <div>\n  <br>\n </div>\n <div>\n  <div></div>\n  <div>\n   <b>About Texas Instruments</b>\n  </div>\n  <div>\n   Texas Instruments Incorporated (Nasdaq: TXN) is a global semiconductor company that designs, manufactures and sells analog and embedded processing chips for markets such as industrial, automotive, data center, personal electronics and communications equipment. At our core, we have a passion to create a better world by making electronics more affordable through semiconductors. This passion is alive today as each generation of innovation builds upon the last to make our technology more reliable, more affordable and lower power, making it possible for semiconductors to go into electronics everywhere. Learn more&nbsp;at&nbsp;<a href=\"https://www.ti.com/\" target=\"_blank\" rel=\"nofollow\">TI.com</a>.\n  </div>\n  <div>\n   <br>\n  </div>\n  <div>\n   <div>\n    Texas Instruments is an equal opportunity employer and supports a diverse, inclusive work environment. All qualified applicants will receive consideration for employment without regard to race, color, religion, creed, disability, genetic information, national origin, gender, gender identity and expression, age, sexual orientation, marital status, veteran status, or any other characteristic protected by federal, state, or local laws.\n   </div>\n   <div>\n    <br>\n   </div>\n   <div>\n    If you are interested in this position, please apply to this requisition.\n   </div>\n  </div>\n </div>\n</div>\n<div>\n</div>",
    "ExternalPostedStartDate": "2026-03-19T17:14:38+00:00",
    "ExternalQualificationsStr": "<p><strong>Minimum requirements:</strong></p>\n<ul>\n <li>8+ years of experience as a Design Verification Engineer, including 4+ years of design verification of high-speed clock/data paths (e.g. USB, SerDes, PLL, DLL, etc.)</li>\n <li>Strong understanding of mixed-signal and digital verification flows (AMS / DMS / TLDV / DDV), and modeling of analog blocks.</li>\n <li>Solid analog design knowledge with capability to understand and explain operation at schematic-level, and awareness of the effects of PVT and layout parasitics.</li>\n <li>Solid digital design knowledge with capability to understand RTL, FSMs, GLS, timing, synchronization, power domains, and clock domains.</li>\n <li>Experience in verification of timing with Gates+SDF, electrical PVT variation, and timing across analog and digital boundaries.</li>\n <li>Experience creating and maintaining tools and scripts for automation related to design, verification, simulation, data collection and analysis.28</li>\n <li>Excellent debug skills, with high attention-to-detail for both analog and digital behaviors.</li>\n <li>Strong leadership, communication, cross-team collaboration skills, and customer-facing skills.</li>\n <li>Strong analytical and problem-solving skills.</li>\n <li>Ability to work in a fast-paced and rapidly-changing environment.</li>\n</ul>\n<p><strong>Preferred qualifications:</strong></p>\n<ul>\n <li>Experience verifying USB protocol (USB2.0 and eUSB, high-speed and full-speed, logical and electrical)</li>\n <li>Experience in modeling analog blocks as real-number models using SystemVerilog EEnet</li>\n <li>Experience verifying re-timers, re-drivers, SerDes</li>\n <li>Experience with Verification IPs (VIPs) for USB, eUSB, PLLs, or other SerDes interfaces</li>\n</ul>",
    "InternalQualificationsStr": "<p><strong>Minimum requirements:</strong></p><ul><li>8+ years of experience as a Design Verification Engineer, including 4+ years of design verification of high-speed clock/data paths (e.g. USB, SerDes, PLL, DLL, etc.)</li><li>Strong understanding of mixed-signal and digital verification flows (AMS / DMS / TLDV / DDV), and modeling of analog blocks.</li><li>Solid analog design knowledge with capability to understand and explain operation at schematic-level, and awareness of the effects of PVT and layout parasitics.</li><li>Solid digital design knowledge with capability to understand RTL, FSMs, GLS, timing, synchronization, power domains, and clock domains.</li><li>Experience in verification of timing with Gates+SDF, electrical PVT variation, and timing across analog and digital boundaries.</li><li>Experience creating and maintaining tools and scripts for automation related to design, verification, simulation, data collection and analysis.28</li></ul><p><strong>Preferred qualifications:</strong></p><ul><li>Excellent debug skills, with high attention-to-detail for both analog and digital behaviors.</li><li>Strong leadership, communication, cross-team collaboration skills, and customer-facing skills.</li><li>Strong analytical and problem-solving skills.</li><li>Ability to work in a fast-paced and rapidly-changing environment.</li><li>Experience verifying USB protocol (USB2.0 and eUSB, high-speed and full-speed, logical and electrical)</li><li>Experience in modeling analog blocks as real-number models using SystemVerilog EEnet</li><li>Experience verifying re-timers, re-drivers, SerDes</li><li>Experience with Verification IPs (VIPs) for USB, eUSB, PLLs, or other SerDes interfaces</li></ul>",
    "OrganizationDescriptionStr": "TI does not make recruiting or hiring decisions based on citizenship, immigration status or national origin. However, if TI determines that information access or export control restrictions based upon applicable laws and regulations would prohibit you from working in this position without first obtaining an export license, TI expressly reserves the right not to seek such a license for you and either offer you a different position that does not require an export license or decline to move forward with your employment.",
    "primaryLocationCoordinates": [
      {
        "Latitude": "32.77822",
        "Longitude": "-96.79512",
        "CountryCode": "US",
        "GeographyId": 300000056282337,
        "GeographyNodeId": 300001538426019
      }
    ],
    "ExternalResponsibilitiesStr": "",
    "InternalResponsibilitiesStr": "",
    "InternationalTravelRequired": null
  },
  "list_job": {
    "Id": "25007647",
    "Title": "Mixed-Signal Design Verification Engineer | Custom",
    "JobType": null,
    "Distance": 1773878400000,
    "JobShift": null,
    "Language": "US",
    "WorkDays": null,
    "JobFamily": null,
    "Relevancy": 2,
    "WorkHours": null,
    "Department": null,
    "HotJobFlag": false,
    "PostedDate": "2026-03-19",
    "StudyLevel": null,
    "WorkerType": null,
    "GeographyId": 300000056282337,
    "JobFunction": null,
    "JobSchedule": null,
    "BusinessUnit": null,
    "ContractType": null,
    "ManagerLevel": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": "Dallas",
        "Region2": "TX",
        "Region3": null,
        "Building": "FORE",
        "Latitude": 32.91296,
        "Longitude": -96.73579,
        "LocationId": 300000068944502,
        "PostalCode": "75243",
        "TownOrCity": "Dallas",
        "AddressLine1": "12500 T I Blvd",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "Dallas > South Campus"
      }
    ],
    "LegalEmployer": null,
    "MediaThumbURL": "https://img.youtube.com/vi/6q_3FAFJEzE/hqdefault.jpg",
    "WorkplaceType": "",
    "BusinessUnitId": 300000002955206,
    "OrganizationId": 300001531708533,
    "PostingEndDate": null,
    "LegalEmployerId": 300000061316156,
    "PrimaryLocation": "Dallas, TX, United States",
    "WorkDurationYears": null,
    "WorkplaceTypeCode": null,
    "BeFirstToApplyFlag": false,
    "WorkDurationMonths": null,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ShortDescriptionStr": "",
    "requisitionFlexFields": [],
    "DomesticTravelRequired": null,
    "PrimaryLocationCountry": "US",
    "ExternalQualificationsStr": null,
    "ExternalResponsibilitiesStr": null,
    "InternationalTravelRequired": null
  },
  "detail_meta": {
    "url": "https://edbz.fa.us2.oraclecloud.com/hcmRestApi/resources/latest/recruitingCEJobRequisitionDetails?expand=all&onlyData=true&finder=ById;Id=%2225007647%22,siteNumber=CX",
    "http_status": 200,
    "content_type": "application/json",
    "response_bytes": 11776
  },
  "detail_errors": []
}