bluedoor data·Job Postings API·bluedoor.sh ↗

HomeCompaniesCareers Gdms Icims ComAdvanced ASIC FPGA Engineer

Advanced ASIC FPGA Engineer

Careers Gdms Icims Com · Pittsfield, MA, US · On Site · Active · $128,854–$142,947 / year · iCIMS

Job facts

FieldValue
CompanyCareers Gdms Icims Com
TitleAdvanced ASIC FPGA Engineer
Normalized title-
Department / teamEngineering-Hardware
LocationPittsfield, MA, United States
Work modelOn Site
Employment typeOTHER
Salary$128,854–$142,947 / year
Statusactive
ATS provideriCIMS
Posted / first seen2026-04-15 / 2026-05-31
Changed / last seen2026-06-09 / 2026-06-19

Related slices

PageWhat it containsOpen
Company jobsActive postings from Careers Gdms Icims Com.Open
Company breakdownsRole, location, ATS, and work model facets for this company.Open
ATS provider jobsActive postings observed through iCIMS.Open
Provider filtered searchThe same provider as a filtered job collection.Open
City jobsActive postings in Pittsfield.Open
Department jobsActive postings in Engineering-Hardware.Open
Work model jobsActive On Site postings.Open
Lifecycle eventsOpen, update, close, and reopen events for this posting.Open
Original postingCanonical source or apply URL captured from the ATS.Open

Linked records

CompanyCareers Gdms Icims Com
Source50a48765-ecd2-4cf1-922c-f51ba44a14f5
ATS provideriCIMS

Description

Basic Qualifications Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering, Technology or Mathematics field. Also requires 5+ years of job-related experience, or a Master's degree plus 3 years of job-related experience. CLEARANCE REQUIREMENTS: : Department of Defense Secret security clearance is obtainable within a reasonable amount of time after hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required. Responsibilities for this Position General Dynamics Mission Systems is seeking a Proficient/Experienced ASIC/FPGA Design Engineer to lead digital design efforts using VHDL on an interim FPGA platform, transitioning designs to full ASIC implementation in collaboration with a packaging team. This role sits within a close-knit team of 5-6 engineers with a key focus on mentoring others through the conversion process. This position is on-site with up to 10% travel to customer sites. Duties and Tasks Responsible for definition, design, verification and documentation for ASIC and/or FPGA developments Determines architecture, system simulation and detailed design approach with emphasis on VHDL-based digital design Defines module interfaces and all aspects of device design and simulation Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization Creates test and simulation plans that establish functional criteria Verifies test results and analyzes performance Reviews vendor capabilities, foundry technologies, device libraries and simulation tools Participates in the improvement of ASIC/FPGA organizational processes Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the ASIC/FPGA development life cycle Contributes to the research and analysis of data, such as customer design proposal specifications and manuals to determine feasibility of design or application Selects components and equipment based on analysis of specifications and reliability Conducts hardware integration and testing using lab equipment including oscilloscopes, logic analyzers, and JTAG debuggers Collaborates with ASIC packaging team to execute FPGA-to-ASIC conversion Mentors and guides engineers through the FPGA-to-ASIC conversion methodology and best practices Contributes to the completion of major programs and projects Supports program execution with awareness of project scope, schedule and cost objectives Plans and executes project tasks for activities described above Knowledge, Skills and Abilities Fully proficient understanding of ASIC/FPGA engineering concepts, principles, and theories Fully proficient in the principles and techniques of ASIC/FPGA design including FPGA-to-ASIC conversion Strong proficiency in VHDL for digital design and simulation Hands-on experience with Microsemi and/or Xilinx FPGA platforms Fully proficient with Vivado, Libero, Mentor, and/or Cadence EDA tools Hardware integration experience with lab tools (oscilloscopes, logic analyzers, JTAG debuggers) Fully proficient knowledge of other related disciplines including PCB/circuit board design Ability to mentor others through complex technical processes Keeps abreast of technology trends in ASIC/FPGA and semiconductor design Grasps and applies new information quickly Fully proficient written and verbal communication skills Ability to recognize and clearly report information relevant to sound ASIC/FPGA design Fully proficient in Microsoft Office applications Ability to think creatively and multi-task effectively Fully proficient skill in communicating issues, impacts, and corrective actions Working knowledge of earned value concepts and Cost Account Management (CAM) as they relate to program execution Frequent contact with project leaders, internal work groups, external customers, and vendors Identifies opportunities to apply AI for continuous improvement and innovation Required Qualifications Strong proficiency in VHDL for digital design and simulation Hands-on experience with Microsemi and/or Xilinx FPGA development Proficiency with Vivado, Libero, Mentor, and/or Cadence EDA tools Hardware integration experience with lab tools (oscilloscopes, logic analyzers, JTAG debuggers) Ability to mentor others through technical processes Ability to obtain a DoD Security Clearance within 18 months Bachelor's degree in Electrical or Computer Engineering, or related Science, Engineering or Mathematics field plus a minimum of 5 years relevant experience; or Master's degree plus a minimum of 3 years relevant experience Preferred Qualifications Active DoD Security Clearance ASIC design or tape-out experience PCB/circuit board design background FPGA-to-ASIC conversion experience Experience with project cost and schedule awareness in a program environment Salary Note This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range USD $128,854.00 - USD $142,947.00 /Yr. Company Overview General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team! Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Full job record

Job IDe98c4b8ebc10c8ef090d27b79a4044b905ff8247
Org IDe6402653-8a5c-4195-a6aa-6434d4616247
Source ID50a48765-ecd2-4cf1-922c-f51ba44a14f5
Board ID50a48765-ecd2-4cf1-922c-f51ba44a14f5
Providericims
Provider Job Key72020
TitleAdvanced ASIC FPGA Engineer
Normalized Title
Statusactive
Activeyes
Location TextPittsfield, MA, US
DepartmentEngineering-Hardware
Team
Employment TypeOTHER
Workplace Typeon_site
Remote Policy
CountryUnited States
RegionMA
CityPittsfield
Salary RawBasic Qualifications Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering, Technology or Mathematics field. Also requires 5+ years of job-related experience, or a Master's degree plus 3 years of job-related experience. CLEARANCE REQUIREMENTS: : Department of Defense Secret security clearance is obtainable within a reasonable amount of time after hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required. Responsibilities for this Position General Dynamics Mission Systems is seeking a Proficient/Experienced ASIC/FPGA Design Engineer to lead digital design efforts using VHDL on an interim FPGA platform, transitioning designs to full ASIC implementation in collaboration with a packaging team. This role sits within a close-knit team of 5-6 engineers with a key focus on mentoring others through the conversion process. This position is on-site with up to 10% travel to customer sites. Duties and Tasks Responsible for definition, design, verification and documentation for ASIC and/or FPGA developments Determines architecture, system simulation and detailed design approach with emphasis on VHDL-based digital design Defines module interfaces and all aspects of device design and simulation Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization Creates test and simulation plans that establish functional criteria Verifies test results and analyzes performance Reviews vendor capabilities, foundry technologies, device libraries and simulation tools Participates in the improvement of ASIC/FPGA organizational processes Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the ASIC/FPGA development life cycle Contributes to the research and analysis of data, such as customer design proposal specifications and manuals to determine feasibility of design or application Selects components and equipment based on analysis of specifications and reliability Conducts hardware integration and testing using lab equipment including oscilloscopes, logic analyzers, and JTAG debuggers Collaborates with ASIC packaging team to execute FPGA-to-ASIC conversion Mentors and guides engineers through the FPGA-to-ASIC conversion methodology and best practices Contributes to the completion of major programs and projects Supports program execution with awareness of project scope, schedule and cost objectives Plans and executes project tasks for activities described above Knowledge, Skills and Abilities Fully proficient understanding of ASIC/FPGA engineering concepts, principles, and theories Fully proficient in the principles and techniques of ASIC/FPGA design including FPGA-to-ASIC conversion Strong proficiency in VHDL for digital design and simulation Hands-on experience with Microsemi and/or Xilinx FPGA platforms Fully proficient with Vivado, Libero, Mentor, and/or Cadence EDA tools Hardware integration experience with lab tools (oscilloscopes, logic analyzers, JTAG debuggers) Fully proficient knowledge of other related disciplines including PCB/circuit board design Ability to mentor others through complex technical processes Keeps abreast of technology trends in ASIC/FPGA and semiconductor design Grasps and applies new information quickly Fully proficient written and verbal communication skills Ability to recognize and clearly report information relevant to sound ASIC/FPGA design Fully proficient in Microsoft Office applications Ability to think creatively and multi-task effectively Fully proficient skill in communicating issues, impacts, and corrective actions Working knowledge of earned value concepts and Cost Account Management (CAM) as they relate to program execution Frequent contact with project leaders, internal work groups, external customers, and vendors Identifies opportunities to apply AI for continuous improvement and innovation Required Qualifications Strong proficiency in VHDL for digital design and simulation Hands-on experience with Microsemi and/or Xilinx FPGA development Proficiency with Vivado, Libero, Mentor, and/or Cadence EDA tools Hardware integration experience with lab tools (oscilloscopes, logic analyzers, JTAG debuggers) Ability to mentor others through technical processes Ability to obtain a DoD Security Clearance within 18 months Bachelor's degree in Electrical or Computer Engineering, or related Science, Engineering or Mathematics field plus a minimum of 5 years relevant experience; or Master's degree plus a minimum of 3 years relevant experience Preferred Qualifications Active DoD Security Clearance ASIC design or tape-out experience PCB/circuit board design background FPGA-to-ASIC conversion experience Experience with project cost and schedule awareness in a program environment Salary Note This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range USD $128,854.00 - USD $142,947.00 /Yr. Company Overview General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team! Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans
Salary Min128,854
Salary Max142,947
Salary CurrencyUSD
Salary Periodyear
Source URLhttps://careers-gdms.icims.com/jobs/72020/advanced-asic-fpga-engineer/job
Apply URLhttps://careers-gdms.icims.com/jobs/72020/advanced-asic-fpga-engineer/job
First Seen At2026-05-31 18:41:15Z
Last Seen At2026-06-19 08:24:55Z
Last Checked At2026-06-19 08:24:55Z
Last Changed At2026-06-09 08:22:45Z
Inactive At
Source Posted At2026-04-15 04:00:00Z
Source Updated At2026-06-08 16:02:47Z
Raw Payload Uris3://job-postings-prod-raw-590183727216/raw/provider=icims/board=careers-gdms.icims.com/date=2026-06-19/2026-06-19T08-24-29-152Z-6a9e4c46f3775a669c4804121c826d1e75a6b72451d9ec14a7b597d578344fb6.json
Event Fields
{
  "content_hash": "b3e38c3352674c5b4d8c7fbf4020fbf77e76d7c93cdcb9f48188c6178ba86e9d",
  "source_hash": "93f1759305b77de08c5579406461d619c3da14a23128c40d9ec9df3e5f263348",
  "last_changed_at": "2026-06-09T08:22:45.383Z",
  "active_status": "active"
}
Parsed Structured
{
  "language": "en",
  "location": {
    "raw": "Pittsfield, MA, US",
    "city": "Pittsfield",
    "region": "MA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.8
  },
  "salary_max": 142947,
  "salary_min": 128854,
  "inferred_at": "2026-06-19T08:24:55.074Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Pittsfield, MA, US",
      "city": "Pittsfield",
      "region": "MA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.8
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "year",
  "workplace_type": "on_site",
  "salary_currency": "USD"
}
Extensions
{}
Native Structured
{
  "json_ld": {
    "url": "https://careers-gdms.icims.com/jobs/72020/advanced-asic-fpga-engineer/job",
    "@type": "JobPosting",
    "title": "Advanced ASIC FPGA Engineer",
    "@context": "http://schema.org",
    "datePosted": "2026-04-15T04:00:00.000Z",
    "description": "<h2>Basic Qualifications </h2>\n<p>Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering, Technology or Mathematics field. Also requires 5+ years of job-related experience, or a Master's degree plus 3 years of job-related experience.</p>\n<p> </p>\n<p> </p>\n<p><strong>CLEARANCE REQUIREMENTS:</strong>: Department of Defense Secret security clearance is obtainable within a reasonable amount of time after hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.</p>\n<h2>Responsibilities for this Position</h2>\n<p>General Dynamics Mission Systems is seeking a Proficient/Experienced ASIC/FPGA Design Engineer to lead digital design efforts using VHDL on an interim FPGA platform, transitioning designs to full ASIC implementation in collaboration with a packaging team. This role sits within a close-knit team of 5-6 engineers with a key focus on mentoring others through the conversion process. This position is on-site with up to 10% travel to customer sites.</p>\n<h2>Duties and Tasks</h2>\n<ul>\n <li>Responsible for definition, design, verification and documentation for ASIC and/or FPGA developments</li>\n <li>Determines architecture, system simulation and detailed design approach with emphasis on VHDL-based digital design</li>\n <li>Defines module interfaces and all aspects of device design and simulation</li>\n <li>Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization</li>\n <li>Creates test and simulation plans that establish functional criteria</li>\n <li>Verifies test results and analyzes performance</li>\n <li>Reviews vendor capabilities, foundry technologies, device libraries and simulation tools</li>\n <li>Participates in the improvement of ASIC/FPGA organizational processes</li>\n <li>Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the ASIC/FPGA development life cycle</li>\n <li>Contributes to the research and analysis of data, such as customer design proposal specifications and manuals to determine feasibility of design or application</li>\n <li>Selects components and equipment based on analysis of specifications and reliability</li>\n <li>Conducts hardware integration and testing using lab equipment including oscilloscopes, logic analyzers, and JTAG debuggers</li>\n <li>Collaborates with ASIC packaging team to execute FPGA-to-ASIC conversion</li>\n <li>Mentors and guides engineers through the FPGA-to-ASIC conversion methodology and best practices</li>\n <li>Contributes to the completion of major programs and projects</li>\n <li>Supports program execution with awareness of project scope, schedule and cost objectives</li>\n <li>Plans and executes project tasks for activities described above</li>\n</ul>\n<h2>Knowledge, Skills and Abilities</h2>\n<ul>\n <li>Fully proficient understanding of ASIC/FPGA engineering concepts, principles, and theories</li>\n <li>Fully proficient in the principles and techniques of ASIC/FPGA design including FPGA-to-ASIC conversion</li>\n <li>Strong proficiency in VHDL for digital design and simulation</li>\n <li>Hands-on experience with Microsemi and/or Xilinx FPGA platforms</li>\n <li>Fully proficient with Vivado, Libero, Mentor, and/or Cadence EDA tools</li>\n <li>Hardware integration experience with lab tools <em>(oscilloscopes, logic analyzers, JTAG debuggers)</em></li>\n <li>Fully proficient knowledge of other related disciplines including PCB/circuit board design</li>\n <li>Ability to mentor others through complex technical processes</li>\n <li>Keeps abreast of technology trends in ASIC/FPGA and semiconductor design</li>\n <li>Grasps and applies new information quickly</li>\n <li>Fully proficient written and verbal communication skills</li>\n <li>Ability to recognize and clearly report information relevant to sound ASIC/FPGA design</li>\n <li>Fully proficient in Microsoft Office applications</li>\n <li>Ability to think creatively and multi-task effectively</li>\n <li>Fully proficient skill in communicating issues, impacts, and corrective actions</li>\n <li>Working knowledge of earned value concepts and Cost Account Management (CAM) as they relate to program execution</li>\n <li>Frequent contact with project leaders, internal work groups, external customers, and vendors</li>\n <li>Identifies opportunities to apply AI for continuous improvement and innovation</li>\n</ul>\n<h2>Required Qualifications</h2>\n<ul>\n <li>Strong proficiency in VHDL for digital design and simulation</li>\n <li>Hands-on experience with Microsemi and/or Xilinx FPGA development</li>\n <li>Proficiency with Vivado, Libero, Mentor, and/or Cadence EDA tools</li>\n <li>Hardware integration experience with lab tools <em>(oscilloscopes, logic analyzers, JTAG debuggers)</em></li>\n <li>Ability to mentor others through technical processes</li>\n <li>Ability to obtain a DoD Security Clearance within 18 months</li>\n <li>Bachelor's degree in Electrical or Computer Engineering, or related Science, Engineering or Mathematics field plus a minimum of 5 years relevant experience; or Master's degree plus a minimum of 3 years relevant experience</li>\n</ul>\n<h2>Preferred Qualifications</h2>\n<ul>\n <li>Active DoD Security Clearance</li>\n <li>ASIC design or tape-out experience</li>\n <li>PCB/circuit board design background</li>\n <li>FPGA-to-ASIC conversion experience</li>\n <li>Experience with project cost and schedule awareness in a program environment</li>\n</ul>\n<h2>Salary Note</h2>This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.\n<h2>Combined Salary Range</h2>USD $128,854.00 - USD $142,947.00 /Yr.\n<h2>Company Overview</h2>\n<p>General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!</p>\n<p>Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans</p>",
    "directApply": true,
    "jobLocation": [
      {
        "@type": "Place",
        "address": {
          "@type": "PostalAddress",
          "postalCode": "01201",
          "addressRegion": "MA",
          "streetAddress": "Pittsfield-1 Plastics Ave",
          "addressCountry": "US",
          "addressLocality": "Pittsfield",
          "postOfficeBoxNumber": "UNAVAILABLE"
        }
      }
    ],
    "validThrough": "2027-04-15T04:00:00.000Z",
    "employmentType": "OTHER",
    "hiringOrganization": {
      "name": "General Dynamics Mission Systems, Inc",
      "@type": "Organization",
      "sameAs": "https://gdmissionsystems.com/"
    },
    "occupationalCategory": "Engineering-Hardware"
  },
  "detail_meta": {
    "url": "https://careers-gdms.icims.com/jobs/72020/advanced-asic-fpga-engineer/job?in_iframe=1",
    "http_status": 200,
    "content_type": "text/html;charset=UTF-8",
    "response_bytes": 45469,
    "compact_response_bytes": 8056,
    "original_response_bytes": 45469
  },
  "sitemap_job": {
    "id": "72020",
    "url": "https://careers-gdms.icims.com/jobs/72020/advanced-asic-fpga-engineer/job",
    "slug": "advanced-asic-fpga-engineer",
    "lastmod": "2026-06-08T12:02:47-04:00"
  },
  "detail_errors": []
}
Get this page with API

Rendered from the bluedoor Job Postings API. Reproduce it:

GET https://api.bluedoor.sh/job-postings/v1/jobs/e98c4b8ebc10c8ef090d27b79a4044b905ff8247?include=descriptionJSON
GET https://api.bluedoor.sh/job-postings/v1/orgs/e6402653-8a5c-4195-a6aa-6434d4616247JSON
GET https://api.bluedoor.sh/job-postings/v1/sources/50a48765-ecd2-4cf1-922c-f51ba44a14f5JSON
GET https://api.bluedoor.sh/job-postings/v1/jobs/e98c4b8ebc10c8ef090d27b79a4044b905ff8247/eventsJSON