Senior FPGA Design Engineer

HPR is a leading provider of high-performance and ultra-low latency electronic trading and capital markets infrastructure solutions offered as a managed service. Our cutting-edge technology is used by tier-1 financial institutions to monitor and execute trades rapidly and efficiently. As we continue to innovate and grow, we’re searching for a forward-thinking Senior FPGA Design Engineer to help us build the future of capital markets infrastructure. As a Senior FPGA Design Engineer at HPR, you will: Design, develop, optimize, and maintain high-performance FPGA compute and networking systems used in electronic trading Own the RTL design process from specification and coding through synthesis and FPGA implementation Partner with design verification engineers to review and execute comprehensive test plans Lead and mentor junior engineers, promoting our culture of continuous learning and collaboration Contribute to improving our development processes, tools, and methodologies Required Qualifications BS/MS in Computer Engineering, Electrical Engineering, Computer Science, or related 5+ years of experience in digital logic design for FPGAs or ASICs Proficiency in SystemVerilog (preferred) or VHDL Deep understanding of computer architecture and digital design concepts Experience with industry-standard simulation and debugging tools (e.g., VCS, Verdi) Comfortable working in a Linux environment Strong problem solving, debugging, and communication skills Desired Qualifications Experience working with Xilinx and/or Altera FPGAs Familiarity with FPGA architecture and advanced design techniques, including optimizations for synthesis and timing closure In-depth knowledge of networking protocols (IP, TCP, UDP) Experience with high-speed interfaces (PCIe, Ethernet, and/or DDR) Familiarity with C programming and scripting in Python and/or Perl Compensation: In compliance with Massachusetts law, the anticipated annual base salary range for this position is $159,300 to $215,000. Please note that this range represents the expected base salary for this role at the time of posting. The final offer may vary based on factors such as the candidate's experience, skills, and qualifications. This range does not include other forms of compensation such as potential bonuses, equity, or benefits. This position requires being on-site at our office in Needham, MA full-time (5 days per week) HPR does not currently provide employment sponsorship

{
  "content_hash": "c61ea0eb088ffaca7e155d300b1c82140fb350904449313fa41574655cfc7e0f",
  "source_hash": "eef4b24004419505899a1d0e7198572ce7bd0078bb05ace71a804285e7cf4318",
  "last_changed_at": "2026-05-29T23:01:15.995Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "Needham, MA",
    "city": "Needham",
    "region": "MA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.9
  },
  "salary_max": 215000,
  "salary_min": 159300,
  "inferred_at": "2026-06-06T07:34:48.044Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Needham, MA",
      "city": "Needham",
      "region": "MA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.9
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "year",
  "workplace_type": "on_site",
  "salary_currency": "USD"
}

{}

{
  "title": "Senior FPGA Design Engineer",
  "offices": [
    {
      "id": 4002614003,
      "name": "Needham",
      "location": "Needham, Massachusetts, United States",
      "child_ids": [],
      "parent_id": null
    }
  ],
  "language": "en",
  "location": {
    "name": "Needham, MA"
  },
  "metadata": [],
  "updated_at": "2026-02-16T14:41:57-05:00",
  "departments": [
    {
      "id": 4005152003,
      "name": "Engineering",
      "child_ids": [],
      "parent_id": null
    }
  ],
  "company_name": "HPR",
  "requisition_id": 5082140003,
  "first_published": "2024-11-27T09:17:10-05:00",
  "application_deadline": null
}