Home › Companies › Eridu › Packet Processor Architect
Packet Processor Architect
Eridu · Saratoga, CA, United States · On Site · Active · $215,000–$300,000 / year · Rippling ATS
Job facts
| Field | Value |
|---|---|
| Company | Eridu |
| Title | Packet Processor Architect |
| Normalized title | - |
| Department / team | ASIC Engineering |
| Location | Saratoga, CA, United States |
| Work model | On Site |
| Employment type | Full Time |
| Salary | $215,000–$300,000 / year |
| Status | active |
| ATS provider | Rippling ATS |
| Posted / first seen | 2025-06-21 / 2026-05-29 |
| Changed / last seen | 2026-06-20 / 2026-06-20 |
Related slices
| Page | What it contains | Open |
|---|---|---|
| Company jobs | Active postings from Eridu. | Open |
| Company breakdowns | Role, location, ATS, and work model facets for this company. | Open |
| ATS provider jobs | Active postings observed through Rippling ATS. | Open |
| Provider filtered search | The same provider as a filtered job collection. | Open |
| City jobs | Active postings in Saratoga. | Open |
| Department jobs | Active postings in ASIC Engineering. | Open |
| Work model jobs | Active On Site postings. | Open |
| Lifecycle events | Open, update, close, and reopen events for this posting. | Open |
| Original posting | Canonical source or apply URL captured from the ATS. | Open |
Linked records
| Company | Eridu |
| Source | 2e3b3faf-1f18-443b-b03c-ab436c316a6b |
| ATS provider | Rippling ATS |
Description
company
About Eridu Eridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate AI data centers to deliver Faster AI . Today’s AI performance is frequently limited by communication bottlenecks. Eridu introduces multiple industry-first innovations across silicon, packaging, software, and systems to deliver an order of magnitude improvement in performance and unlock greater GPU utilization to speed training job completion times and tokens-per-second for more profitable inference. We do this while simultaneously reducing capital and power costs and improving reliability.
The company’s solutions and value proposition have been widely validated by leading hyperscalers.
Eridu has raised over $200M to date including its most recent, oversubscribed Series A round. The company is led by a veteran team of Silicon Valley executives who have delivered multiple billion dollar product lines and led multiple companies to billion dollar exits, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (the world’s leading micro-LED company). The company is in execution mode and has a world-class engineering team with decades of experience in state-of-the-art silicon, packaging, optics, software, and systems. Eridu is working with best-in-class supply chain partners including silicon, packaging and systems.
Visit our website eridu.ai to learn more.
role
Position Overview
We are looking for a highly experienced Packet Processor Architect to lead the definition and implementation of Eridu's industry leading Networking ASIC. This is a unique opportunity to help shape the future of AI Networking.
Responsibilities
Define and architect packet processing pipelines including related lookup tables and metadata structures for high-performance networking ASICs, including ingress/egress processing, switching/bridging and routing, hash tables and memory lookups, classification, ACL, various tunneling protocols like VxLAN, GRE, IPinIP, QoS, scheduling, traffic management, and congestion control. Work closely with the CTO to translate high-level system requirements and customer use cases into detailed architecture and functional specifications. Collaborate with the chip and system microarchitects to align the packet processor architecture with system-level goals for throughput, latency, programmability, and power efficiency. Lead modeling and feasibility analysis of packet flow behavior across L2/L3/L4 layers to validate architectural choices, including throughput, latency, power and area efficiencies. Drive architectural decisions involving classification, table and lookup optimizations, resource allocation and scalability. Work closely with RTL, Verification, Firmware, and Physical Design teams to ensure seamless design implementation and handoff. Guide integration of internal and external IPs (e.g., TCAM, MAC, PCIe, SerDes, DMA) into the broader packet architecture. Participate in design reviews, performance modeling, Test and Verification strategies and architectural trade-off analysis. Provide support for various networking protocols and standards related to packet processing Contribute to post-silicon validation and tuning of packet flows for performance and correctness. Investigate and resolve complex issues related to packet processing, working closely with cross-functional teams including hardware engineers, firmware developers, and system architects. Define architecture-level development methodologies and influence cross-functional design best practices. Qualifications
MSEE or equivalent with 15+ years of experience in networking or data-path ASIC architecture and design. Proven success in architecting packet-processing engines in high-throughput ASICs or SoCs. Experience in designing hash functions, hash tables and lookup engine optimizations. Deep understanding of networking protocols (Ethernet, TCP/IP, UDP, VLAN, MPLS, RoCE, etc.) and their hardware implications. Familiarity with programmable pipelines, parser/deparser logic, and hardware scheduling engines. Demonstrated expertise in microarchitecture definition, performance modeling, and trade-off analysis. Solid experience working across the ASIC development lifecycle, from concept through productization. Experience in high-speed I/O integration (e.g., PCIe Gen5/Gen6, UCIe, SerDes, DMA engines) is a plus. Understanding of physical design implications on packet architecture (e.g., timing, area, power). Strong analytical and problem-solving abilities, with meticulous attention to detail in troubleshooting and debugging complex networking issues . Exceptional written and verbal communication skills, including the ability to document and present complex architectural concepts clearly. Why Join Us?
At Eridu, you’ll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI infrastructure solutions, transforming the performance of AI data centers.
The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.
Notice to Recruiting Agencies
Eridu does not accept unsolicited resumes or candidate profiles from staffing agencies or third-party recruiters. Any candidate submitted to Eridu without prior written authorization from our recruiting team will be considered unsolicited and will become the property of Eridu. Eridu reserves the right to pursue and hire such candidates without any obligation to pay fees. Recruiting agencies are expressly instructed not to contact hiring managers, employees, or executives regarding open positions.
Full job record
| Job ID | e6915009392ad7f814659f800d77bd75008b55fe |
| Org ID | d05d9cdc-fa71-444b-b57a-6140fe525606 |
| Source ID | 2e3b3faf-1f18-443b-b03c-ab436c316a6b |
| Board ID | 2e3b3faf-1f18-443b-b03c-ab436c316a6b |
| Provider | rippling |
| Provider Job Key | 2f754ddd-0007-4a16-a165-ea818d69f3f5 |
| Title | Packet Processor Architect |
| Normalized Title | — |
| Status | active |
| Active | yes |
| Location Text | Saratoga, CA, United States |
| Department | ASIC Engineering |
| Team | — |
| Employment Type | full_time |
| Workplace Type | on_site |
| Remote Policy | — |
| Country | United States |
| Region | CA |
| City | Saratoga |
| Salary Raw | USD 215000-300000 YEAR |
| Salary Min | 215,000 |
| Salary Max | 300,000 |
| Salary Currency | USD |
| Salary Period | year |
| Source URL | https://ats.rippling.com/eridu-ai/jobs/2f754ddd-0007-4a16-a165-ea818d69f3f5 |
| Apply URL | https://ats.rippling.com/eridu-ai/jobs/2f754ddd-0007-4a16-a165-ea818d69f3f5 |
| First Seen At | 2026-05-29 07:14:02Z |
| Last Seen At | 2026-06-20 09:02:10Z |
| Last Checked At | 2026-06-20 09:02:10Z |
| Last Changed At | 2026-06-20 09:02:10Z |
| Inactive At | — |
| Source Posted At | 2025-06-21 22:53:36Z |
| Source Updated At | — |
| Raw Payload Uri | s3://job-postings-prod-raw-590183727216/raw/provider=rippling/board=eridu-ai/date=2026-06-20/2026-06-20T09-02-09-128Z-3517eaea02d32b6a8ef1336d3b10fc133892b7a4d7b2dacfbb0312871bdca56b.json |
Event Fields
{
"content_hash": "39253396ed490c4b539f297bea1f75baab73ef5e96540e28af17a02e7074e650",
"source_hash": "8c66897bdbbd30c5c699fcaf77da04ebb0762ab1a53c306f3ba677983dc51c5f",
"last_changed_at": "2026-06-20T09:02:10.897Z",
"active_status": "active"
}Parsed Structured
{
"dedupe": null,
"language": "en-us",
"location": {
"raw": "Saratoga, CA, United States",
"city": "Saratoga",
"region": "CA",
"country": "United States",
"is_remote": false,
"confidence": 0.98,
"workplace_type": "on_site"
},
"salary_max": 300000,
"salary_min": 215000,
"inferred_at": "2026-06-20T09:02:10.877Z",
"launch_scope": {
"reason": "english_us_canada",
"included": true,
"language": "en-us",
"location": {
"raw": "Saratoga, CA, United States",
"city": "Saratoga",
"region": "CA",
"country": "United States",
"is_remote": false,
"confidence": 0.98,
"workplace_type": "on_site"
},
"countries": [
"United States"
]
},
"remote_policy": null,
"salary_period": "year",
"workplace_type": "on_site",
"salary_currency": "USD"
}Extensions
{}Native Structured
{
"list_job": {
"id": "2f754ddd-0007-4a16-a165-ea818d69f3f5",
"url": "https://ats.rippling.com/eridu-ai/jobs/2f754ddd-0007-4a16-a165-ea818d69f3f5",
"name": "Packet Processor Architect ",
"language": "en-US",
"locations": [
{
"city": "Saratoga",
"name": "Saratoga, CA",
"state": "California",
"country": "United States",
"stateCode": "CA",
"countryCode": "US",
"workplaceType": "ON_SITE"
}
],
"department": {
"name": "ASIC Engineering"
}
},
"detail_job": {
"url": "https://ats.rippling.com/eridu-ai/jobs/2f754ddd-0007-4a16-a165-ea818d69f3f5",
"name": "Packet Processor Architect ",
"uuid": "2f754ddd-0007-4a16-a165-ea818d69f3f5",
"board": {
"logo": {
"url": "https://secured-assets.ripplingcdn.com/us1/ats/6602cd8c72e7d7408d83a88f/ats_public/4819dea78df74ec490ef4449133be866-sensitive.png?Expires=1782032529&Signature=Olo43ukNpMT1Ou682bjhxVzC7ANTbbbMZX2PsNBvyS0gmvSPLCyRd2l~lQHjD1-~rYZjUid77QHV32GiKpZUWVqwMHjgv31AkAQOx6MDDbCMwOZ3~LIl4pkj9JoOM1HCC1QwRSLgaFhGzO7w8FVG7~eCiRgE8g-UgkqNzDYMv80Vgr~1bkfFCvAAlxJHmjQizWYV8YLQrJw-ryrzS2sEMciaCEtqNaVIamlgIxbMLDeeydArdEZ2bRRrzWN6lVrM4WQ71Fmb0yKW~MZPrVJ8-P6MRwuShvMVU54U1eiCSUGc3To0YBo3DDwJ~zvW80tuepuJxmhX67p~p2XSEhGu0Q__&Key-Pair-Id=K2SM3GXN9F9XGM",
"name": "Eridu_Full Logo.png",
"type": "image/png"
},
"slug": "eridu-ai",
"title": "Eridu Careers",
"banner": {
"url": null,
"name": "",
"type": ""
},
"boardURL": "https://ats.rippling.com/eridu-ai/jobs",
"fontType": null,
"subtitle": null,
"boardType": "RIPPLING",
"linkColor": "#000000",
"buttonColor": "#000000",
"legalNotice": null,
"buttonTextColor": null,
"noOpeningsMessage": null,
"groupJobsByLocation": false,
"showBoardLogoOnJobPost": true,
"showCompanyInfoUnderJobPost": false
},
"createdOn": "2025-06-21T15:53:36.303000-07:00",
"department": {
"name": "ASIC Engineering",
"base_department": "ASIC Engineering",
"department_tree": [
"ASIC Engineering"
]
},
"companyName": "Eridu",
"description": {
"role": "<meta><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11.25pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><b><strong style=\"font-size:18pt;white-space:pre-wrap;\">Position Overview</strong></b></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11.25pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11.25pt;white-space:pre-wrap;\">We are looking for a highly experienced Packet Processor Architect to lead the definition and implementation of Eridu's industry leading Networking ASIC. This is a unique opportunity to help shape the future of AI Networking. </span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11.25pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><br></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11.25pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><b><strong style=\"font-size:18pt;white-space:pre-wrap;\">Responsibilities </strong></b></p><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><b><strong style=\"white-space:pre-wrap;\">Define and architect packet processing pipelines</strong></b><span style=\"white-space:pre-wrap;\"> including related lookup tables and metadata structures for high-performance networking ASICs, including ingress/egress processing, switching/bridging and routing, hash tables and memory lookups, classification, ACL, various tunneling protocols like VxLAN, GRE, IPinIP, QoS, scheduling, traffic management, and congestion control.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Work closely with the CTO to translate high-level system requirements and customer use cases into detailed architecture and functional specifications.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Collaborate with the chip and system microarchitects to align the packet processor architecture with system-level goals for throughput, latency, programmability, and power efficiency.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Lead modeling and feasibility analysis of packet flow behavior across L2/L3/L4 layers to validate architectural choices, including throughput, latency, power and area efficiencies.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Drive architectural decisions involving classification, table and lookup optimizations, resource allocation and scalability.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Work closely with RTL, Verification, Firmware, and Physical Design teams to ensure seamless design implementation and handoff.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Guide integration of internal and external IPs (e.g., TCAM, MAC, PCIe, SerDes, DMA) into the broader packet architecture.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Participate in design reviews, performance modeling, Test and Verification strategies and architectural trade-off analysis. </span><span style=\"color:windowtext;white-space:pre-wrap;\">Provide support for various networking protocols and standards related to packet processing</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Contribute to post-silicon validation and tuning of packet flows for performance and correctness. </span><span style=\"color:windowtext;white-space:pre-wrap;\">Investigate and resolve complex issues related to packet processing, working closely with cross-functional teams including hardware engineers, firmware developers, and system architects.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Define architecture-level development methodologies and influence cross-functional design best practices.</span></li></ul><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11.25pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><b><strong style=\"font-size:18pt;white-space:pre-wrap;\">Qualifications</strong></b></p><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">MSEE or equivalent with </span><b><strong style=\"white-space:pre-wrap;\">15+ years of experience</strong></b><span style=\"white-space:pre-wrap;\"> in networking or data-path ASIC architecture and design.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Proven success in </span><b><strong style=\"white-space:pre-wrap;\">architecting packet-processing engines</strong></b><span style=\"white-space:pre-wrap;\"> in high-throughput ASICs or SoCs. Experience in designing hash functions, hash tables and lookup engine optimizations.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Deep understanding of networking protocols (Ethernet, TCP/IP, UDP, VLAN, MPLS, RoCE, etc.) and their hardware implications.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Familiarity with programmable pipelines, parser/deparser logic, and hardware scheduling engines.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Demonstrated expertise in microarchitecture definition, performance modeling, and trade-off analysis.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Solid experience working across the ASIC development lifecycle, from concept through productization.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Experience in high-speed I/O integration (e.g., PCIe Gen5/Gen6, UCIe, SerDes, DMA engines) is a plus.</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Understanding of physical design implications on packet architecture (e.g., timing, area, power).</span></li><li style=\"color:black;font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"color:windowtext;white-space:pre-wrap;\">Strong analytical and problem-solving abilities, with meticulous attention to detail in troubleshooting and debugging complex networking issues</span><span style=\"white-space:pre-wrap;\">. Exceptional written and verbal communication skills, including the ability to document and present complex architectural concepts clearly.</span></li></ul><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:15pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><b><strong style=\"color:black;font-size:18pt;white-space:pre-wrap;\">Why Join Us?</strong></b></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"color:black;white-space:pre-wrap;\">At Eridu, you’ll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI infrastructure solutions, transforming the performance of AI data centers. </span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"color:black;white-space:pre-wrap;\"> </span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"color:black;white-space:pre-wrap;\">The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles. </span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><br></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><b><strong style=\"font-size:14pt;white-space:pre-wrap;\">Notice to Recruiting Agencies</strong></b></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"white-space:pre-wrap;\">Eridu does not accept unsolicited resumes or candidate profiles from staffing agencies or third-party recruiters. Any candidate submitted to Eridu without prior written authorization from our recruiting team will be considered unsolicited and will become the property of Eridu. Eridu reserves the right to pursue and hire such candidates without any obligation to pay fees. Recruiting agencies are expressly instructed not to contact hiring managers, employees, or executives regarding open positions.</span></p>",
"company": "<meta><h4 style=\"font-family:"Basel Grotesk",Arial,sans-serif;line-height:1.6;font-size:18pt;font-weight:600;letter-spacing:0px;margin-top:12px;margin-bottom:4px;padding-left:0px;\"><b><strong style=\"color:black;white-space:pre-wrap;\">About Eridu</strong></b></h4><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Eridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate AI data centers to deliver </span><i><em style=\"font-size:11pt;white-space:pre-wrap;\">Faster AI</em></i><span style=\"font-size:11pt;white-space:pre-wrap;\">. Today’s AI performance is frequently limited by communication bottlenecks. Eridu introduces multiple industry-first innovations across silicon, packaging, software, and systems to deliver an order of magnitude improvement in performance and unlock greater GPU utilization to speed training job completion times and tokens-per-second for more profitable inference. We do this while simultaneously reducing capital and power costs and improving reliability.</span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><br></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">The company’s solutions and value proposition have been widely validated by leading hyperscalers.</span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><br></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Eridu has raised over $200M to date including its most recent, oversubscribed Series A round. The company is led by a veteran team of Silicon Valley executives who have delivered multiple billion dollar product lines and led multiple companies to billion dollar exits, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (the world’s leading micro-LED company). The company is in execution mode and has a world-class engineering team with decades of experience in state-of-the-art silicon, packaging, optics, software, and systems. Eridu is working with best-in-class supply chain partners including silicon, packaging and systems.</span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><br></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Visit our website </span><a href=\"https://eridu.ai\" target=\"_blank\" class=\"css-173makr-linkStyle\" style=\"color:rgb(30,74,169);cursor:pointer;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">eridu.ai </span></a><span style=\"font-size:11pt;white-space:pre-wrap;\">to learn more.</span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11.25pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;text-align:left;\"><br></p>"
},
"workLocations": [
"Saratoga, CA"
],
"employmentType": {
"id": "Salaried, full-time",
"label": "SALARIED_FT"
},
"payRangeDetails": [
{
"currency": "USD",
"isRemote": false,
"location": "San Francisco Bay Area",
"rangeEnd": 300000,
"frequency": "YEAR",
"rangeStart": 215000
}
],
"activeJobApplication": {
"basicQuestions": [
{
"oid": "first_name",
"title": "First name",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "last_name",
"title": "Last name",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "email",
"title": "Email",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "pronouns",
"title": "Pronouns",
"required": false,
"fieldType": "PRONOUN"
},
{
"oid": "current_company",
"title": "Current company",
"required": false,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "phone_number",
"title": "Phone number",
"required": true,
"fieldType": "PHONE_NUMBER"
},
{
"oid": "location",
"title": "Location (city only)",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "resume",
"title": "Resume",
"required": true,
"fieldType": "FILE"
},
{
"oid": "cover_letter",
"title": "Cover letter",
"required": false,
"fieldType": "FILE"
}
],
"customQuestions": {
"fields": [
{
"oid": "first_name",
"title": "First name",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "last_name",
"title": "Last name",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "email",
"title": "Email",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "pronouns",
"title": "Pronouns",
"required": false,
"fieldData": {},
"fieldType": "PRONOUN"
},
{
"oid": "current_company",
"title": "Current company",
"required": false,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "phone_number",
"title": "Phone number",
"required": true,
"fieldData": {},
"fieldType": "PHONE_NUMBER"
},
{
"oid": "location",
"title": "Location (city only)",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "resume",
"title": "Resume",
"required": true,
"fieldData": {},
"fieldType": "FILE"
},
{
"oid": "cover_letter",
"title": "Cover letter",
"required": false,
"fieldData": {},
"fieldType": "FILE"
}
]
},
"additionalQuestions": null
},
"hasAIEvaluationsEnabled": false,
"eeocQuestionnaireEnabled": true,
"applicationConfirmationTemplate": "66170c04267c15f732be1cf5",
"eeocQuestionnaireEnabledForJobPost": true
},
"detail_meta": {
"url": "https://ats.rippling.com/api/v2/board/eridu-ai/jobs/2f754ddd-0007-4a16-a165-ea818d69f3f5",
"http_status": 200,
"content_type": "application/json",
"response_bytes": 18129
},
"detail_errors": []
}Get this page with API
Rendered from the bluedoor Job Postings API. Reproduce it:
GET https://api.bluedoor.sh/job-postings/v1/jobs/e6915009392ad7f814659f800d77bd75008b55fe?include=descriptionJSONGET https://api.bluedoor.sh/job-postings/v1/orgs/d05d9cdc-fa71-444b-b57a-6140fe525606JSONGET https://api.bluedoor.sh/job-postings/v1/sources/2e3b3faf-1f18-443b-b03c-ab436c316a6bJSONGET https://api.bluedoor.sh/job-postings/v1/jobs/e6915009392ad7f814659f800d77bd75008b55fe/eventsJSON