Principal FPGA / RTL Design Engineer - Signal Processing

THE COMPANY Silvus Technologies , a leading provider of advanced MANET and MIMO communications systems, is reshaping mesh network technology for mission-critical applications – on the ground, in the air and at sea. Its battle-proven StreamCaster family of MANET radios and proprietary MN-MIMO waveform provides the vital communications link for defense, law enforcement and public safety agencies around the world, and in the toughest operational environments. With deep roots in DARPA research, Silvus Technologies develops world-class advanced communications technologies that are reshaping the tactical communications landscape. From pure line-of-sight to extreme non-line-of-sight, Silvus radios form a self-healing, self-forming mesh network, enabling secure and reliable connectivity, including video and high-bandwidth data. Silvus Technologies is a wholly owned subsidiary of Motorola Solutions, Inc. Would you like to join an incredibly talented group of people, doing very challenging work, with the prime directive of “ Keeping Our Heroes Connected ”? THE OPPORTUNITY Silvus is seeking a Principal FPGA / RTL Design Engineer- Signal Processing who will report to the Senior Engineering Director in Irvine and work closely with the FPGA Engineering team . The successful individual in this role will participate in all aspects of the research and development process from concept to field deployment. FPGA Design Engineers are responsible for the efficient implementation of novel signal processing algorithms for Silvus' MIMO wireless networking products. In addition, they participate in the support and development of FPGA-based designs for our advanced wireless systems R&D. These are exciting projects aimed at addressing challenging real-world communication needs. This Principal FPGA / RTL Design Engineer is 100% onsite, Monday through Friday, at Silvus Technologies’ Engineering and R&D Office in Irvine, CA , near the vibrant Irvine Spectrum. The following is a list of at least some of the current essential job functions of the position. Management may assign or reassign duties and responsibilities at any time at its discretion. ROLE AND RESPONSIBILITIES Working with system engineers and digital design architecting for wireless communication projects, including fixed point design of signal processing blocks. RTL coding, simulation, and test bench development. FPGA synthesis and timing closure. Hardware verification and troubleshooting; familiarity with logic analyzers. Provide support to the RF and Software Engineering teams. REQUIRED QUALIFICATIONS Bachelor of Science degree in Electrical Engineering, Computer Science, or related fields. Minimum 10 years of demonstrated experience in RTL design and FPGA implementation; 8 years of experience in RTL design and FPGA implementation with an advanced degree (MS or PhD) in Electrical Engineering, Computer Science, or related fields. Demonstrated experience with fixed point binary arithmetic and digital signal processing (DSP) designs. Deep knowledge of RTL design fundamentals using Verilog and System-Verilog. Proven expertise working with front-end RTL design tools, FPGA synthesis, timing closure, multiple clock-domain and/or high-utilization FPGA designs. Experience with Xilinx FPGAs, SoCs, and the Vivado IDE Must be a U.S. Citizen due to clients under U.S. government contracts . All employment is contingent upon the successful clearance of a background check and drug testing.. PREFERRED KNOWLEDGE, SKILLS, AND ABILITIES MS. or Ph.D. degree in Electrical Engineering, Computer Science, or relevant fields. Basic MATLAB skills. Solid knowledge and understanding of scripting languages such as Perl and Python. Strong communication and presentation skills. Experience with wireless communication systems on FPGA or ASIC designs. WORKING CONDITIONS & PHYSICAL REQUIREMENTS Office environment. Occasional exposure to heat, cold, and allergens while performing tests or demonstrations in the field. While performing the duties of this job, the employee is required to do the following: Lift equipment up to 20 lbs. for the set-up of demonstrations and testing. Perform bending and reaching movements to place items on lower and higher shelves. Kneeling or squatting to access lower shelves. Walking/Moving in the labs COMPENSATION The pay range is NOT a guarantee. It is based on market research and peer data, and will vary depending on the candidate’s experience and qualifications. CA Pay Range $165,000 — $250,000 USD Consistent with Motorola Solutions values and applicable law, we provide the following information to promote pay transparency and equity. Pay within this range varies and depends on job-related knowledge, skills, and experience. The actual offer will be based on the individual candidate. NOTE - As a US Federal Contractor, Silvus Technologies requires that ALL candidates being considered for employment for any position (regardless of level) MUST be a U.S. Person (permanent resident or citizen). Stricter U.S. Citizen ONLY requirements (needed for some Engineering or R&D roles) will be included in the Required Qualifications section of the posted position. This does NOT apply to international positions; only job postings for positions located in the US. Motorola Solutions is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion or belief, sex, sexual orientation, gender identity, national origin, disability, veteran status or any other legally-protected characteristic. We are proud of our people-first and community-focused culture, empowering every Motorolan to be their most authentic self and to do their best work to deliver on the promise of a safer world. If you’d like to join our team but feel that you don’t quite meet all of the preferred skills, we’d still love to hear why you think you’d be a great addition to our team. We’re committed to providing an inclusive and accessible recruiting experience for candidates with disabilities, or other physical or mental health conditions. To request an accommodation, please complete this Reasonable Accommodations Form so we can assist you.

{
  "content_hash": "b41d8ffe7b5dc4011874ca19df68c0a987adc5e396ef304601a2075a6f9be10c",
  "source_hash": "2f7e0683b041b1548236a2a134d5429acbd5caee57a2667406b784edbfa8f8a9",
  "last_changed_at": "2026-05-29T23:03:03.337Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "Irvine, CA",
    "city": "Irvine",
    "region": "CA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.9
  },
  "salary_max": 250000,
  "salary_min": 165000,
  "inferred_at": "2026-06-06T07:35:02.383Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Irvine, CA",
      "city": "Irvine",
      "region": "CA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.9
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "year",
  "workplace_type": "on_site",
  "salary_currency": "USD"
}

{}

{
  "title": "Principal FPGA / RTL Design Engineer - Signal Processing",
  "offices": [
    {
      "id": 4007436008,
      "name": "Irvine Engineering",
      "location": "Irvine, California, United States",
      "child_ids": [],
      "parent_id": null
    }
  ],
  "language": "en",
  "location": {
    "name": "Irvine, CA"
  },
  "metadata": [],
  "updated_at": "2026-02-17T16:37:36-05:00",
  "departments": [
    {
      "id": 4000467008,
      "name": "FPGA Engineering",
      "child_ids": [],
      "parent_id": 4000419008
    }
  ],
  "company_name": "Silvus Technologies",
  "requisition_id": 4353583008,
  "first_published": "2025-10-14T17:08:35-04:00",
  "application_deadline": null
}