bluedoor data·Job Postings API·bluedoor.sh ↗

HomeCompaniesKandouFPGA Engineer

FPGA Engineer

Kandou · Hyderabad, Telangana, 500081, India · Active · BambooHR

Job facts

FieldValue
CompanyKandou
TitleFPGA Engineer
Normalized title-
Department / teamRnD
LocationHyderabad, Telangana
Work model-
Employment type100%
Salary-
Statusactive
ATS providerBambooHR
Posted / first seen2026-05-14 / 2026-06-04
Changed / last seen2026-06-04 / 2026-06-06

Related slices

PageWhat it containsOpen
Company jobsActive postings from Kandou.Open
Company breakdownsRole, location, ATS, and work model facets for this company.Open
ATS provider jobsActive postings observed through BambooHR.Open
Provider filtered searchThe same provider as a filtered job collection.Open
City jobsActive postings in Hyderabad.Open
Department jobsActive postings in RnD.Open
Lifecycle eventsOpen, update, close, and reopen events for this posting.Open
Original postingCanonical source or apply URL captured from the ATS.Open

Linked records

CompanyKandou
Source64983dea-9ef1-42d4-b54b-7c4f8f52df83
ATS providerBambooHR

Description

We at Kandou are a team of passionate professionals striving to make a mark in the trajectory of the semiconductor industry. Our list of customers reads like a who’s is who of the technology world. If you love to be part of an adventure of a start- up challenging established tech giants and you are a proactive problem-solver who is motivated by pushing your limits and challenging the status quo, we have an opportunity for you. Kandou is actively seeking a resourceful   FPGA   Engineer. Responsibilities FPGA concept and design definition Close interaction with Verification engineers, Digital designers and validation/characterization engineers Validation and bring-up of devices and FPGAs in the lab Prototyping of new digital designs in FPGAs FPGA design and verification of very high-speed digital circuits Selection of FPGAs and tool set Support for post-silicon lab bring-up, debug, characterization and productization. Post processing of validation results in Python Analysis and understanding of high-speed serial protocols (USB4, PCIe, DP and Physical Coding Layer (PCS) ) Close interaction with verification and physical implementation engineers to verify circuit functionality and compliance with area, timing and power requirements Support and interact with internal/external customers on requirements, design specifications, performance results Manage workload and schedules and report to internal management team and external customers Skills Strong interest in the design of FPGAs and blocks for multi-Gigabit serial and parallel data-link transceivers Scripting (Python preferred) and tool setup skills. Passionate about FPGAs and FPGA design Knowledge of high-speed and low-power design techniques, and high-speed serial protocols is a plus Self-motivated, with strong sense of ownership and responsibility. Good communicator and team player with strong analytical skills Strong RTL coding skills (SystemVerilog preferred) Understanding of verification methodologies, in particular UVM, is an advantage. Experience 5-10 years’ experience in designing for FPGA targets Strong technical background in FPGA design, validation and verification Proven experience in design and verification of FPGAs Experience in industry standard FPGA tools for design, simulation and verification Experience in digital high-speed blocks. High Speed interface competence and/or PCS experience would be a plus Experience in prototyping digital designs in FPGAs Proven experience with lab instruments and bench measurements for design validation Experience using Python or other scripting language for design validation and data analysis

Full job record

Job IDd96e89d1f71b9fd4ea939a0de39b31ea0a500b23
Org ID1ae701b9-9418-4842-b2f8-f7bf3d8771b7
Source ID64983dea-9ef1-42d4-b54b-7c4f8f52df83
Board ID64983dea-9ef1-42d4-b54b-7c4f8f52df83
Providerbamboohr
Provider Job Key376
TitleFPGA Engineer
Normalized Title
Statusactive
Activeyes
Location TextHyderabad, Telangana, 500081, India
DepartmentRnD
Team
Employment Type100%
Workplace Type
Remote Policy
Country
RegionTelangana
CityHyderabad
Salary Raw
Salary Min
Salary Max
Salary Currency
Salary Period
Source URLhttps://kandou.bamboohr.com/careers/376
Apply URLhttps://kandou.bamboohr.com/careers/376
First Seen At2026-06-04 11:37:42Z
Last Seen At2026-06-06 10:29:40Z
Last Checked At2026-06-06 10:29:40Z
Last Changed At2026-06-04 11:37:42Z
Inactive At
Source Posted At2026-05-14 00:00:00Z
Source Updated At
Raw Payload Uris3://job-postings-prod-raw-590183727216/raw/provider=bamboohr/board=kandou/date=2026-06-06/2026-06-06T10-29-36-845Z-8365583b94518475f827ee62d62b0c92e91a5b6da549a46e258b1dd7e976ebda.json
Event Fields
{
  "content_hash": "cfbcfdafa004ba9c1f04ddb8aef1639c6d1240e9efbd697e5fba77c55f8093c3",
  "source_hash": "4ac1f4e07f7e7d570edb24029f3ae04980d0ad7b502b8f62d21eef25a63a95dd",
  "last_changed_at": "2026-06-04T11:37:42.154Z",
  "active_status": "active"
}
Parsed Structured
{
  "language": "en",
  "location": {
    "raw": "Hyderabad, Telangana, 500081, India",
    "city": "Hyderabad",
    "region": "Telangana",
    "country": null,
    "is_remote": false,
    "confidence": 0.8
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-06T10:29:40.056Z",
  "launch_scope": {
    "reason": "bamboohr_production_catalog",
    "included": true,
    "location": {
      "raw": "Hyderabad, Telangana, 500081, India",
      "city": "Hyderabad",
      "region": "Telangana",
      "country": null,
      "is_remote": false,
      "confidence": 0.8
    },
    "countries": []
  },
  "remote_policy": null,
  "salary_period": null,
  "workplace_type": null,
  "salary_currency": null
}
Extensions
{}
Native Structured
{
  "list_job": {
    "id": "376",
    "isRemote": null,
    "location": {
      "city": "Hyderabad",
      "state": "Telangana"
    },
    "atsLocation": {
      "city": null,
      "state": null,
      "country": null,
      "province": null
    },
    "departmentId": "18851",
    "locationType": "2",
    "jobOpeningName": "FPGA Engineer",
    "departmentLabel": "RnD",
    "employmentStatusLabel": "100%"
  },
  "detail_errors": [],
  "detail_job_opening": {
    "location": {
      "city": "Hyderabad",
      "state": "Telangana",
      "postalCode": "500081",
      "addressCountry": "India"
    },
    "datePosted": "2026-05-14",
    "atsLocation": {
      "city": null,
      "state": null,
      "country": null,
      "countryId": null
    },
    "description": "<p><span style=\"font-family: arial, helvetica, sans-serif; font-size: 12pt\"><span style=\"color: rgb(34, 34, 34)\">We at Kandou are a team of passionate professionals striving to make a mark in the trajectory of the semiconductor industry. Our list of customers reads like a who’s is who of the technology world. If you love to be part of an adventure of a start-</span><span style=\"color: rgb(34, 34, 34)\">up challenging established tech giants and you are a proactive problem-solver who is motivated by pushing your limits and challenging the status quo, we have an opportunity for you.</span></span></p>\n<p><br></p>\n<p><span style=\"color: rgb(34, 34, 34); font-family: arial, helvetica, sans-serif; font-size: 12pt\">Kandou is actively seeking a resourceful<span> </span><span style=\"font-weight: bold\">FPGA</span><span> </span><span style=\"font-weight: bold\">Engineer.<br></span></span></p>\n<p><br></p>\n<p>Responsibilities</p>\n<ul>\n<li><span style=\"font-size: 10pt\">FPGA concept and design definition</span></li>\n<li><span style=\"font-size: 10pt\">Close interaction with Verification engineers, Digital designers and validation/characterization engineers</span></li>\n<li><span style=\"font-size: 10pt\">Validation and bring-up of devices and FPGAs in the lab</span></li>\n<li><span style=\"font-size: 10pt\">Prototyping of new digital designs in FPGAs</span></li>\n<li><span style=\"font-size: 10pt\">FPGA design and verification of very high-speed digital circuits</span></li>\n<li><span style=\"font-size: 10pt\">Selection of FPGAs and tool set</span></li>\n<li><span style=\"font-size: 10pt\">Support for post-silicon lab bring-up, debug, characterization and productization.</span></li>\n<li><span style=\"font-size: 10pt\">Post processing of validation results in Python</span></li>\n<li><span style=\"font-size: 10pt\">Analysis and understanding of high-speed serial protocols (USB4, PCIe, DP and Physical Coding Layer (PCS) )</span></li>\n<li><span style=\"font-size: 10pt\">Close interaction with verification and physical implementation engineers to verify circuit functionality and compliance with area, timing and power requirements</span></li>\n<li><span style=\"font-size: 10pt\">Support and interact with internal/external customers on requirements, design specifications, performance results</span></li>\n<li><span style=\"font-size: 10pt\">Manage workload and schedules and report to internal management team and external customers</span></li>\n</ul>\n<p><br></p>\n<p><span style=\"font-size: 12pt\">Skills</span></p>\n<ul>\n<li><span style=\"font-size: 10pt\">Strong interest in the design of FPGAs and blocks for multi-Gigabit serial and parallel data-link transceivers</span></li>\n<li><span style=\"font-size: 10pt\">Scripting (Python preferred) and tool setup skills.</span></li>\n<li><span style=\"font-size: 10pt\">Passionate about FPGAs and FPGA design</span></li>\n<li><span style=\"font-size: 10pt\">Knowledge of high-speed and low-power design techniques, and high-speed serial protocols is a plus</span></li>\n<li><span style=\"font-size: 10pt\">Self-motivated, with strong sense of ownership and responsibility.</span></li>\n<li><span style=\"font-size: 10pt\">Good communicator and team player with strong analytical skills</span></li>\n<li><span style=\"font-size: 10pt\">Strong RTL coding skills (SystemVerilog preferred)</span></li>\n<li><span style=\"font-size: 10pt\">Understanding of verification methodologies, in particular UVM, is an advantage.</span></li>\n</ul>\n<p><br></p>\n<p><span style=\"font-size: 12pt\">Experience</span></p>\n<ul>\n<li><span style=\"font-size: 10pt\">5-10 years’ experience in designing for FPGA targets</span></li>\n<li><span style=\"font-size: 10pt\">Strong technical background in FPGA design, validation and verification</span></li>\n<li><span style=\"font-size: 10pt\">Proven experience in design and verification of FPGAs</span></li>\n<li><span style=\"font-size: 10pt\">Experience in industry standard FPGA tools for design, simulation and verification</span></li>\n<li><span style=\"font-size: 10pt\">Experience in digital high-speed blocks. High Speed interface competence and/or PCS experience would be a plus</span></li>\n<li><span style=\"font-size: 10pt\">Experience in prototyping digital designs in FPGAs</span></li>\n<li><span style=\"font-size: 10pt\">Proven experience with lab instruments and bench measurements for design validation</span></li>\n<li><span style=\"font-size: 10pt\">Experience using Python or other scripting language for design validation and data analysis</span></li>\n</ul>",
    "compensation": null,
    "departmentId": "18851",
    "locationType": "2",
    "seekPromoted": false,
    "jobCategoryId": null,
    "jobOpeningName": "FPGA Engineer",
    "departmentLabel": "RnD",
    "jobOpeningStatus": "Open",
    "minimumExperience": "Experienced",
    "jobOpeningShareUrl": "https://kandou.bamboohr.com/careers/376",
    "employmentStatusLabel": "100%"
  }
}
Get this page with API

Rendered from the bluedoor Job Postings API. Reproduce it:

GET https://api.bluedoor.sh/job-postings/v1/jobs/d96e89d1f71b9fd4ea939a0de39b31ea0a500b23?include=descriptionJSON
GET https://api.bluedoor.sh/job-postings/v1/orgs/1ae701b9-9418-4842-b2f8-f7bf3d8771b7JSON
GET https://api.bluedoor.sh/job-postings/v1/sources/64983dea-9ef1-42d4-b54b-7c4f8f52df83JSON
GET https://api.bluedoor.sh/job-postings/v1/jobs/d96e89d1f71b9fd4ea939a0de39b31ea0a500b23/eventsJSON