Senior Silicon Validation Engineer (DDR Memory)

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com . Overview The mission of this role is to develop and execute electrical validation tests to quantify parametric device performance and margins over all system conditions. The validation team holds customers’ requirements in the highest regard and is solely responsible for certifying a product’s parametric conformance to this high bar. At Astera Labs, we are looking for motivated Senior Silicon Validation Engineer to work on our game-changing portfolio of connectivity products for Artificial Intelligence and Machine Learning applications. In this role you will formulate a comprehensive post-Silicon validation plan, automate the testing of ICs and board products, design experiments to root-cause unexpected behavior, report results and specification compliance, and work with key internal customers to quantify margins and ensure robustness. Basic Qualifications Strong academic and technical background in Electrical or Computer Engineering. At minimum, a Bachelor’s is required, and a Master’s is preferred. ≥3 years' experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications. Professional attitude with the ability to prioritize a dynamic list of multiple tasks, to plan and prepare for internal meetings in advance, and to work with minimal guidance and supervision. Entrepreneurial, open-mind behavior and can-do attitude. Think and act with the customer in mind! Proven track record solving problems independently. Required Experience Familiarity with DDR4/5 memory standards and DIMM configuration, experience in system testing, characterization, margin analysis and optimization Working knowledge of key, high-speed design blocks such as PLL’s, DFE, Tx EQ Strong python scripting ability: knowledge of object-oriented programming and basic dev ops using git for source control and collaboration Deep background in developing bench automation techniques, preferably using Python, with emphasis on execution efficiency, repeatability, and data analysis. Proficiency using high-speed lab equipment such as BERT, Oscilloscope/high-speed probe, and VNA Preferred Experience Hands-on experience with signal integrity, especially as it relates to multi-rank DDR and DDR termination schemes Working knowledge of C or C++ for embedded FW Familiarity with PCIe/CXL compliance standards and ability to drive electrical compliance testing at industry workshops Experience working with DRAM memory vendors on DDR4 or DDR5 to identify issues and working with internal SoC HW/FW teams to improve memory calibration and tuning sequences Working knowledge of common serial data specifications such as I3C, I2C, SPI, etc Knowledge of memory subsystem compliance and RAS is a plus. Knowledge of schematic capture and PCB layout tools from Cadence, Altium, etc. Knowledge of simulation tools such as MATLAB, Keysight ADS, PLTS for data analysis and modeling of signal integrity issues. The base salary range is $135,000 USD - $165,000 USD for Senior level and $160,000 USD - $195,000 USD for Staff. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

{
  "content_hash": "862caa41eda05bf51b59b0763ff854a68972810ee1df034d1dceabed169a656e",
  "source_hash": "9d4df37a0c2a4035a3ced6ce4e0216f6409844b2cff5d9b15ed6e57baddcf0ce",
  "last_changed_at": "2026-06-06T07:35:38.727Z",
  "active_status": "deleted"
}

{
  "language": "en",
  "location": {
    "raw": "San Jose, California, United States",
    "city": "San Jose",
    "region": "CA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.95
  },
  "salary_max": 165000,
  "salary_min": 135000,
  "inferred_at": "2026-06-03T12:04:38.595Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "San Jose, California, United States",
      "city": "San Jose",
      "region": "CA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.95
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "year",
  "workplace_type": null,
  "salary_currency": "USD"
}

{}

{
  "title": "Senior Silicon Validation Engineer (DDR Memory)",
  "offices": [
    {
      "id": 4000118005,
      "name": "San Jose",
      "location": "San Jose, United States",
      "child_ids": [],
      "parent_id": 4019546005
    }
  ],
  "language": "en",
  "location": {
    "name": "San Jose, California, United States"
  },
  "metadata": [
    {
      "id": 12122734005,
      "name": "Country",
      "value": null,
      "value_type": "single_select"
    },
    {
      "id": 12122790005,
      "name": "City",
      "value": null,
      "value_type": "single_select"
    },
    {
      "id": 7826080005,
      "name": "Function",
      "value": "Hardware Engineering",
      "value_type": "single_select"
    },
    {
      "id": 7826085005,
      "name": "Role Type",
      "value": "Experienced",
      "value_type": "single_select"
    }
  ],
  "updated_at": "2026-05-24T10:41:17-04:00",
  "departments": [
    {
      "id": 4025526005,
      "name": "Hardware Engineering",
      "child_ids": [],
      "parent_id": 4000196005
    }
  ],
  "company_name": "Astera Labs",
  "requisition_id": 4419974005,
  "first_published": "2026-02-13T19:51:44-05:00",
  "application_deadline": null
}