Home › Companies › Careers Gdms Icims Com › FPGA Engineer (New Hire Sign-On Bonus Available)
FPGA Engineer (New Hire Sign-On Bonus Available)
Careers Gdms Icims Com · Bloomington, MN, US · Active · $114,489–$120,750 / year · iCIMS
Job facts
| Field | Value |
|---|---|
| Company | Careers Gdms Icims Com |
| Title | FPGA Engineer (New Hire Sign-On Bonus Available) |
| Normalized title | - |
| Department / team | Engineering-Other |
| Location | Bloomington, MN, United States |
| Work model | - |
| Employment type | OTHER |
| Salary | $114,489–$120,750 / year |
| Status | active |
| ATS provider | iCIMS |
| Posted / first seen | 2026-06-01 / 2026-06-02 |
| Changed / last seen | 2026-06-17 / 2026-06-23 |
Related slices
| Page | What it contains | Open |
|---|---|---|
| Company jobs | Active postings from Careers Gdms Icims Com. | Open |
| Company breakdowns | Role, location, ATS, and work model facets for this company. | Open |
| ATS provider jobs | Active postings observed through iCIMS. | Open |
| Provider filtered search | The same provider as a filtered job collection. | Open |
| City jobs | Active postings in Bloomington. | Open |
| Department jobs | Active postings in Engineering-Other. | Open |
| Lifecycle events | Open, update, close, and reopen events for this posting. | Open |
| Original posting | Canonical source or apply URL captured from the ATS. | Open |
Linked records
| Company | Careers Gdms Icims Com |
| Source | 50a48765-ecd2-4cf1-922c-f51ba44a14f5 |
| ATS provider | iCIMS |
Description
Basic Qualifications
Education Requirements:
Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 2 years of relevant experience; or Master's degree, plus 6 months of relevant experience.
Clearance Requirements:
Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.
Responsibilities for this Position
New Hires Eligible for Sign-On Bonus
Duties and Tasks:
Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments
Determines architecture, system simulation and detailed design approach
Defines module interfaces and all aspects of device design and simulation
Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization
Creates test and simulation plans that establish functional criteria
Verifies test results and analyzes performance
May also review vendor capabilities, foundry technologies, device libraries and simulation tools
Knowledge, Skills and Abilities:
Solid proficiency and able to perform all responsibilities associated with the position
Grasps and applies new information quickly
Solid ability to handle more complex assignments
Shows initiative on assignments, exercises independent judgment and professionally executes projects with little direction
Solid use of ASIC/FPGA concepts, principles, and theories
Solid understanding of ASIC/FPGA engineering processes
Keeps abreast of technology trends in ASIC/FPGA
Solid awareness of business objectives and Engineering’s role in achieving
Solid knowledge in Microsoft Office applications
Solid knowledge in ASIC/FPGA design tools
Solid written and verbal communications skills
Ability to think creatively
Ability to multi-task
Solid skill in communicating issues, impacts, and corrective actions
Solid understanding of basic earned value, Cost Account Management (CAM), and Variance Report generation
Solid ability to recognize and clearly report information relevant to sound ASIC/FPGA design
Identifies opportunities to apply AI for continuous improvement and innovation
Salary Note This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.
Combined Salary Range USD $114,489.00 - USD $120,750.00 /Yr.
Company Overview
General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!
Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans
Full job record
| Job ID | c0502cbe4aae22955d37afab19b27b05d2b9ce50 |
| Org ID | e6402653-8a5c-4195-a6aa-6434d4616247 |
| Source ID | 50a48765-ecd2-4cf1-922c-f51ba44a14f5 |
| Board ID | 50a48765-ecd2-4cf1-922c-f51ba44a14f5 |
| Provider | icims |
| Provider Job Key | 72840 |
| Title | FPGA Engineer (New Hire Sign-On Bonus Available) |
| Normalized Title | — |
| Status | active |
| Active | yes |
| Location Text | Bloomington, MN, US |
| Department | Engineering-Other |
| Team | — |
| Employment Type | OTHER |
| Workplace Type | — |
| Remote Policy | — |
| Country | United States |
| Region | MN |
| City | Bloomington |
| Salary Raw | Basic Qualifications Education Requirements: Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 2 years of relevant experience; or Master's degree, plus 6 months of relevant experience. Clearance Requirements: Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required. Responsibilities for this Position New Hires Eligible for Sign-On Bonus Duties and Tasks: Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments Determines architecture, system simulation and detailed design approach Defines module interfaces and all aspects of device design and simulation Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization Creates test and simulation plans that establish functional criteria Verifies test results and analyzes performance May also review vendor capabilities, foundry technologies, device libraries and simulation tools Knowledge, Skills and Abilities: Solid proficiency and able to perform all responsibilities associated with the position Grasps and applies new information quickly Solid ability to handle more complex assignments Shows initiative on assignments, exercises independent judgment and professionally executes projects with little direction Solid use of ASIC/FPGA concepts, principles, and theories Solid understanding of ASIC/FPGA engineering processes Keeps abreast of technology trends in ASIC/FPGA Solid awareness of business objectives and Engineering’s role in achieving Solid knowledge in Microsoft Office applications Solid knowledge in ASIC/FPGA design tools Solid written and verbal communications skills Ability to think creatively Ability to multi-task Solid skill in communicating issues, impacts, and corrective actions Solid understanding of basic earned value, Cost Account Management (CAM), and Variance Report generation Solid ability to recognize and clearly report information relevant to sound ASIC/FPGA design Identifies opportunities to apply AI for continuous improvement and innovation Salary Note This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range USD $114,489.00 - USD $120,750.00 /Yr. Company Overview General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team! Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans |
| Salary Min | 114,489 |
| Salary Max | 120,750 |
| Salary Currency | USD |
| Salary Period | year |
| Source URL | https://careers-gdms.icims.com/jobs/72840/fpga-engineer-%28new-hire-sign-on-bonus-available%29/job |
| Apply URL | https://careers-gdms.icims.com/jobs/72840/fpga-engineer-%28new-hire-sign-on-bonus-available%29/job |
| First Seen At | 2026-06-02 13:24:04Z |
| Last Seen At | 2026-06-23 08:24:53Z |
| Last Checked At | 2026-06-23 08:24:53Z |
| Last Changed At | 2026-06-17 08:23:09Z |
| Inactive At | — |
| Source Posted At | 2026-06-01 04:00:00Z |
| Source Updated At | 2026-06-16 21:03:07Z |
| Raw Payload Uri | s3://job-postings-prod-raw-590183727216/raw/provider=icims/board=careers-gdms.icims.com/date=2026-06-23/2026-06-23T08-24-30-589Z-c1c35459634e500bd61e1bd7b0793531ae57907a75589372357ee34112c72851.json |
Event Fields
{
"content_hash": "d708859b3097449fce380c404a01551faa3780ec25282520f8c87515ce306220",
"source_hash": "d8f962235accc1f448a59c3a418a63120b48de28ff0e7b95eedad1737f4520c2",
"last_changed_at": "2026-06-17T08:23:09.931Z",
"active_status": "active"
}Parsed Structured
{
"dedupe": null,
"language": "en",
"location": {
"raw": "Bloomington, MN, US",
"city": "Bloomington",
"region": "MN",
"country": "United States",
"is_remote": false,
"confidence": 0.8
},
"salary_max": 120750,
"salary_min": 114489,
"inferred_at": "2026-06-23T08:24:53.455Z",
"launch_scope": {
"reason": "english_us_canada",
"included": true,
"language": "en",
"location": {
"raw": "Bloomington, MN, US",
"city": "Bloomington",
"region": "MN",
"country": "United States",
"is_remote": false,
"confidence": 0.8
},
"countries": [
"United States"
]
},
"remote_policy": null,
"salary_period": "year",
"workplace_type": null,
"salary_currency": "USD"
}Extensions
{}Native Structured
{
"json_ld": {
"url": "https://careers-gdms.icims.com/jobs/72840/fpga-engineer-%28new-hire-sign-on-bonus-available%29/job",
"@type": "JobPosting",
"title": "FPGA Engineer (New Hire Sign-On Bonus Available)",
"@context": "http://schema.org",
"datePosted": "2026-06-01T04:00:00.000Z",
"description": "<h2>Basic Qualifications </h2>\n<p><strong>Education Requirements:</strong></p>\n<p>Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 2 years of relevant experience; or Master's degree, plus 6 months of relevant experience.</p>\n<p> </p>\n<p><strong>Clearance Requirements:</strong> </p>\n<p>Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.</p>\n<p> </p>\n<p> </p>\n<h2>Responsibilities for this Position</h2>\n<p><strong>New Hires Eligible for Sign-On Bonus</strong></p>\n<p> </p>\n<p><strong>Duties and Tasks:</strong></p>\n<ul>\n <li>Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments</li>\n <li>Determines architecture, system simulation and detailed design approach</li>\n <li>Defines module interfaces and all aspects of device design and simulation</li>\n <li>Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization</li>\n <li>Creates test and simulation plans that establish functional criteria</li>\n <li>Verifies test results and analyzes performance</li>\n <li>May also review vendor capabilities, foundry technologies, device libraries and simulation tools</li>\n</ul>\n<p> </p>\n<p><strong>Knowledge, Skills and Abilities:</strong></p>\n<ul>\n <li>Solid proficiency and able to perform all responsibilities associated with the position</li>\n <li>Grasps and applies new information quickly</li>\n <li>Solid ability to handle more complex assignments</li>\n <li>Shows initiative on assignments, exercises independent judgment and professionally executes projects with little direction</li>\n <li>Solid use of ASIC/FPGA concepts, principles, and theories</li>\n <li>Solid understanding of ASIC/FPGA engineering processes</li>\n <li>Keeps abreast of technology trends in ASIC/FPGA</li>\n <li>Solid awareness of business objectives and Engineering’s role in achieving</li>\n <li>Solid knowledge in Microsoft Office applications</li>\n <li>Solid knowledge in ASIC/FPGA design tools</li>\n <li>Solid written and verbal communications skills</li>\n <li>Ability to think creatively</li>\n <li>Ability to multi-task</li>\n <li>Solid skill in communicating issues, impacts, and corrective actions</li>\n <li>Solid understanding of basic earned value, Cost Account Management (CAM), and Variance Report generation</li>\n <li>Solid ability to recognize and clearly report information relevant to sound ASIC/FPGA design</li>\n <li>Identifies opportunities to apply AI for continuous improvement and innovation</li>\n</ul>\n<h2>Salary Note</h2>This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.\n<h2>Combined Salary Range</h2>USD $114,489.00 - USD $120,750.00 /Yr.\n<h2>Company Overview</h2>\n<p>General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!</p>\n<p>Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans</p>",
"directApply": true,
"jobLocation": [
{
"@type": "Place",
"address": {
"@type": "PostalAddress",
"postalCode": "55431-1996",
"addressRegion": "MN",
"streetAddress": "8800 Queen Ave South",
"addressCountry": "US",
"addressLocality": "Bloomington",
"postOfficeBoxNumber": "UNAVAILABLE"
}
}
],
"validThrough": "2027-06-01T04:00:00.000Z",
"employmentType": "OTHER",
"hiringOrganization": {
"name": "General Dynamics Mission Systems, Inc",
"@type": "Organization",
"sameAs": "https://gdmissionsystems.com/"
},
"occupationalCategory": "Engineering-Other"
},
"detail_meta": {
"url": "https://careers-gdms.icims.com/jobs/72840/fpga-engineer-%28new-hire-sign-on-bonus-available%29/job?in_iframe=1",
"http_status": 200,
"content_type": "text/html;charset=UTF-8",
"response_bytes": 41556,
"compact_response_bytes": 5352,
"original_response_bytes": 41556
},
"sitemap_job": {
"id": "72840",
"url": "https://careers-gdms.icims.com/jobs/72840/fpga-engineer-%28new-hire-sign-on-bonus-available%29/job",
"slug": "fpga-engineer-%28new-hire-sign-on-bonus-available%29",
"lastmod": "2026-06-16T17:03:07-04:00"
},
"detail_errors": []
}Get this page with API
Rendered from the bluedoor Job Postings API. Reproduce it:
GET https://api.bluedoor.sh/job-postings/v1/jobs/c0502cbe4aae22955d37afab19b27b05d2b9ce50?include=descriptionJSONGET https://api.bluedoor.sh/job-postings/v1/orgs/e6402653-8a5c-4195-a6aa-6434d4616247JSONGET https://api.bluedoor.sh/job-postings/v1/sources/50a48765-ecd2-4cf1-922c-f51ba44a14f5JSONGET https://api.bluedoor.sh/job-postings/v1/jobs/c0502cbe4aae22955d37afab19b27b05d2b9ce50/eventsJSON