Home › Companies › 555e77b2 029a 4357 8712 1dd910b41621 19000101 000001 › Sr. Layout Engineer
Sr. Layout Engineer
555e77b2 029a 4357 8712 1dd910b41621 19000101 000001 · Rijswijk, Zuid-Holland, NL, Rijswijk, Zuid-Holland · Remote · Active · ADP Workforce Now Recruiting
Job facts
| Field | Value |
|---|---|
| Company | 555e77b2 029a 4357 8712 1dd910b41621 19000101 000001 |
| Title | Sr. Layout Engineer |
| Normalized title | - |
| Department / team | - |
| Location | Zuid-Holland, NL, Canada |
| Work model | Remote / Remote |
| Employment type | Full Time |
| Salary | - |
| Status | active |
| ATS provider | ADP Workforce Now Recruiting |
| Posted / first seen | 2026-06-05 / 2026-06-06 |
| Changed / last seen | 2026-06-06 / 2026-06-06 |
Related slices
| Page | What it contains | Open |
|---|---|---|
| Company jobs | Active postings from 555e77b2 029a 4357 8712 1dd910b41621 19000101 000001. | Open |
| Company breakdowns | Role, location, ATS, and work model facets for this company. | Open |
| ATS provider jobs | Active postings observed through ADP Workforce Now Recruiting. | Open |
| Provider filtered search | The same provider as a filtered job collection. | Open |
| City jobs | Active postings in Zuid-Holland. | Open |
| Work model jobs | Active Remote postings. | Open |
| Lifecycle events | Open, update, close, and reopen events for this posting. | Open |
| Original posting | Canonical source or apply URL captured from the ATS. | Open |
Linked records
| Company | 555e77b2 029a 4357 8712 1dd910b41621 19000101 000001 |
| Source | c2707813-bcf1-47e7-bd8f-33621286a357 |
| ATS provider | ADP Workforce Now Recruiting |
Description
About SiTime
SiTime is the Precision Timing company.
Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.
Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com .
Job Summary
The Sr. Layout Design Engineer will lead top-level chip-planning and perform block-level custom layouts for CMOS and BiCMOS circuits. The Sr. Layout Design Engineer will review, and coordinate work content performed by offshore layout designers. Train junior layout engineers and offshore layout contractors. Contribute to develop standard layout methodologies across site. Contribute to build process and procedures to achieve high layout quality.
Responsibilities:
Requires remote interfacing with local and global design and layout teams in multiple design centers across different time zones Lead Top-level chip-planning and perform functional-block-level, block-level, sub-block level, leaf cell, standard cell custom layouts for CMOS and BiCMOScircuits Perform schematic-driven layout and design constraints Design die-area efficient layouts according to circuit designer requirements Perform block or top-level layout designs Perform floor-planning, power line planning, shielding, and device-matching layout Verify layouts. Pass DRC, LVS, and ERC Contribute to various chip-level routing and layout needs Perform chip level integration, verifications, and tape-out Support other projects as needed by management Train junior layout engineers and offshore layout contractors Contribute to develop common best practices and workflow across all sites Contribute to build process and procedures to achieve high layout quality Qualifications & Requirements:
AA/AS Degree in Layout Design or related field or equivalent experience 10 years’ experience with layout design for analog and full-custom digital blocks Experience TSMC 180nm, 65nm, 22nm process technologies P roficient in using layout editing tools in the Cadence Virtuoso design environment Solid working knowledge of debugging DRC/LVS/ERC with Cadence PVS or Mentor Calibre Conceptual understanding of layout topics such as parasitic, matching, crosstalk, transistor layout dependent effects, latch-up, IR drop, electro migration (EM), and deep N-well and NTN isolation Strong capability of solving device matching, electro-migration, signal integrity and power distribution problems while meeting area constraints Experience in chip-level floor planning and analog block integration Experience chip level integration, verifications, and tape-out Ability to use productivity-enhancing tools and design scripts to further automate tasks is also desirable Must be able to lift, push, and pull up to 5 lbs.
Desired Characteristics & Attributes:
Attention to detail, organized, accurate and can produce efficient layout techniques Has a good track record of on time work delivery Has a self-motivated, team player with good communication skills Ability to work well with others in a fast-paced collaborative team environment
Compensation Range:
At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.
In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.
SiTime is an Equal Opportunity Employer . We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.
Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.
Innovation on Top – Philosophies of Innovation with Rajesh Vashist Fabrication Knowledge – An Interview with Rajesh Vashist SiTime Corporation – YouTube #LI-ONSITE
Full job record
| Job ID | b933ab9935c6ec41a48bd014f68b198e029a797b |
| Org ID | cd7a4eb8-2a28-4dd0-9866-aee72a3618ec |
| Source ID | c2707813-bcf1-47e7-bd8f-33621286a357 |
| Board ID | c2707813-bcf1-47e7-bd8f-33621286a357 |
| Provider | adp_workforcenow |
| Provider Job Key | 587261 |
| Title | Sr. Layout Engineer |
| Normalized Title | — |
| Status | active |
| Active | yes |
| Location Text | Rijswijk, Zuid-Holland, NL, Rijswijk, Zuid-Holland |
| Department | — |
| Team | — |
| Employment Type | full_time |
| Workplace Type | remote |
| Remote Policy | remote |
| Country | Canada |
| Region | NL |
| City | Zuid-Holland |
| Salary Raw | — |
| Salary Min | — |
| Salary Max | — |
| Salary Currency | — |
| Salary Period | — |
| Source URL | https://workforcenow.adp.com/mascsr/default/mdf/recruitment/recruitment.html?cid=555e77b2-029a-4357-8712-1dd910b41621&ccId=19000101_000001&lang=en_US&type=JS&jobId=587261&jwId=9201240307177_1 |
| Apply URL | https://workforcenow.adp.com/mascsr/default/mdf/recruitment/recruitment.html?cid=555e77b2-029a-4357-8712-1dd910b41621&ccId=19000101_000001&lang=en_US&type=JS&jobId=587261&jwId=9201240307177_1 |
| First Seen At | 2026-06-06 13:28:11Z |
| Last Seen At | 2026-06-06 13:28:11Z |
| Last Checked At | 2026-06-06 13:28:11Z |
| Last Changed At | 2026-06-06 13:28:11Z |
| Inactive At | — |
| Source Posted At | 2026-06-05 12:43:00Z |
| Source Updated At | — |
| Raw Payload Uri | s3://job-postings-prod-raw-590183727216/raw/provider=adp_workforcenow/board=555e77b2-029a-4357-8712-1dd910b41621|19000101_000001/date=2026-06-06/2026-06-06T13-27-49-728Z-cc97608e9944c1d6d6e58cae5a51616963ef48532d6cb504ddb1e657a75b7525.json |
Event Fields
{
"content_hash": "7900a34066266d08e2dfa9b74286a422a52cb16b04c597795842b788ebfbb5f6",
"source_hash": "408b85a9bf9378d31bcfd432205beb74c3d35c9619a5f1ea22c67516a8a1dfed",
"last_changed_at": "2026-06-06T13:28:11.471Z",
"active_status": "active"
}Parsed Structured
{
"language": "en",
"location": {
"raw": "Rijswijk, Zuid-Holland, NL, Rijswijk, Zuid-Holland",
"city": "Zuid-Holland",
"region": "NL",
"country": "Canada",
"is_remote": false,
"confidence": 0.9
},
"salary_max": null,
"salary_min": null,
"inferred_at": "2026-06-06T13:28:11.427Z",
"launch_scope": {
"reason": "english_us_canada",
"included": true,
"language": "en",
"location": {
"raw": "Rijswijk, Zuid-Holland, NL, Rijswijk, Zuid-Holland",
"city": "Zuid-Holland",
"region": "NL",
"country": "Canada",
"is_remote": false,
"confidence": 0.9
},
"countries": [
"Canada"
]
},
"remote_policy": "remote",
"salary_period": null,
"workplace_type": "remote",
"salary_currency": null
}Extensions
{}Native Structured
{
"detail": {
"links": [],
"itemID": "9201240307177_1",
"postDate": "2026-06-05T08:43:00.000-04:00",
"workLevelCode": {
"shortName": "Full-time Regular"
},
"customFieldGroup": {
"dateFields": [
{
"nameCode": {
"codeValue": "PostingDate"
},
"dateValue": "2026-06-05T08:43Z"
},
{
"nameCode": {
"codeValue": "CurrentServerDateTime"
},
"dateValue": "2026-06-06T09:27Z"
}
],
"numberFields": [
{
"numberValue": 0,
"categoryCode": {
"codeValue": "ApplicantCount"
}
},
{
"categoryCode": {
"codeValue": "AwardAmount"
}
}
],
"stringFields": [
{
"nameCode": {
"codeValue": "ExternalJobID"
},
"stringValue": "587261"
},
{
"nameCode": {
"codeValue": "CareerCenterRefId"
}
},
{
"nameCode": {
"codeValue": "GuidelineOid"
}
},
{
"nameCode": {
"codeValue": "CurrencySymbolOrCode"
}
},
{
"nameCode": {
"codeValue": "HomeDepartment"
},
"stringValue": ""
},
{
"nameCode": {
"codeValue": "JobClass"
}
}
],
"indicatorFields": [
{
"nameCode": {
"codeValue": "PriortyStatusFlag"
},
"indicatorValue": false
},
{
"nameCode": {
"codeValue": "InternalPostingFlag"
},
"indicatorValue": false
},
{
"nameCode": {
"codeValue": "MinValue"
},
"indicatorValue": true
},
{
"nameCode": {
"codeValue": "IsVsidApplicable"
},
"indicatorValue": false
},
{
"nameCode": {
"codeValue": "IsSassDlReqForExtPostFlag"
},
"indicatorValue": false
},
{
"nameCode": {
"codeValue": "IsSassDlReqForIntPostFlag"
},
"indicatorValue": false
},
{
"nameCode": {
"codeValue": "IsMonetaryFlag"
},
"indicatorValue": false
},
{
"nameCode": {
"codeValue": "IsNonMonetaryFlag"
},
"indicatorValue": false
}
]
},
"requisitionTitle": "Sr. Layout Engineer",
"clientRequisitionID": "1675",
"organizationalUnits": [],
"postingInstructions": [],
"additionalProperties": {},
"requisitionLocations": [
{
"address": {
"cityName": "Rijswijk",
"postalCode": "",
"countrySubdivisionLevel1": {
"codeValue": "Zuid-Holland"
}
},
"nameCode": {
"shortName": " Rijswijk, Zuid-Holland, NL"
},
"aliasNames": []
}
],
"screeningRequirements": [],
"requisitionDescription": "<p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;' data-pasted=\"true\"><strong><span style=\"font-family: Arial, sans-serif; color: black; font-size: 18px;\">About SiTime</span></strong></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-size: 16px;\"><strong> </strong></span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-family: Arial, sans-serif; color: black; font-size: 16px;\">SiTime is the Precision Timing company. </span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-size: 16px;\"><br></span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-family: Arial, sans-serif; color: black; font-size: 16px;\">Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.</span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-size: 16px;\"><br></span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-family: Arial, sans-serif; color: black; font-size: 16px;\">Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: </span><span style=\"font-size: 16px;\"><a href=\"https://www.globenewswire.com/Tracker?data=eh05Boj9A3xOr6pxGz6VKvfwD3vaBj8ZQFOZ8KMHvM5cCnzTHKTWtWW-q-KBuKoH7G4-VSVFiVQ6RuiKbXWXfw&utm_source=sitime.com&utm_medium=site\" target=\"_blank\" title=\"(opens in a new window)\" style=\"font-size: 16px;\"><strong><span style='font-family:\"Arial\",sans-serif;'>www.sitime.com</span></strong></a></span><span style=\"font-family: Arial, sans-serif; color: black; font-size: 16px;\">.</span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-size: 16px;\"><br></span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-size: 18px;\"><strong><span style=\"font-family: Arial, sans-serif;\">Job Summary</span></strong></span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;margin-top:.05pt;'><span style=\"font-size: 16px;\"><br></span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;margin-top:.05pt;margin-right:3.0pt;margin-bottom:.0001pt;margin-left:0in;text-align:justify;'><span style=\"font-family: Arial, sans-serif; color: black; font-size: 16px;\">The Sr. Layout Design Engineer will lead top-level chip-planning and perform block-level custom layouts for CMOS and BiCMOS circuits. The Sr. Layout Design Engineer will review, and coordinate work content performed by offshore layout designers. Train junior layout engineers and offshore layout contractors. Contribute to develop standard layout methodologies across site. Contribute to build process and procedures to achieve high layout quality.</span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;margin-top:11.3pt;margin-right:0in;margin-bottom:12.0pt;margin-left:0in;text-align:justify;'><span style=\"font-size: 18px;\"><strong><span style=\"font-family: Arial, sans-serif; color: rgb(0, 0, 0);\">Responsibilities:</span></strong></span></p><div style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;'><ul style=\"margin-bottom:0in;list-style-type: disc;margin-left: 0in;\"><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Requires remote interfacing with local and global design and layout teams in multiple design centers across different time zones</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Lead Top-level chip-planning and perform functional-block-level, block-level, sub-block level, leaf cell, standard cell custom layouts for CMOS and BiCMOScircuits</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Perform schematic-driven layout and design constraints</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Design die-area efficient layouts according to circuit designer requirements</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Perform block or top-level layout designs</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Perform floor-planning, power line planning, shielding, and device-matching layout</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Verify layouts. Pass DRC, LVS, and ERC</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Contribute to various chip-level routing and layout needs</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Perform chip level integration, verifications, and tape-out</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Support other projects as needed by management</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Train junior layout engineers and offshore layout contractors</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Contribute to develop common best practices and workflow across all sites</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Contribute to build process and procedures to achieve high layout quality</span></li></ul></div><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;margin-top:11.05pt;margin-right:0in;margin-bottom:.0001pt;margin-left:.2in;text-align:justify;'><span style=\"font-size: 18px; color: rgb(0, 0, 0);\"><strong><span style=\"font-family: Arial, sans-serif;\">Qualifications & Requirements:</span></strong></span></p><div style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;'><ul style=\"margin-bottom:0in;list-style-type: disc;margin-left: 0in;\"><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">AA/AS Degree in Layout Design or related field or equivalent experience</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">10 years’ experience with layout design for analog and full-custom digital blocks</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Experience TSMC 180nm, 65nm, 22nm process technologies</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">P<span style=\"color: rgb(0, 0, 0);\">roficient in using layout editing tools in the Cadence Virtuoso design environment</span></span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Solid working knowledge of debugging DRC/LVS/ERC with Cadence PVS or Mentor Calibre</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Conceptual understanding of layout topics such as parasitic, matching, crosstalk, transistor layout dependent effects, latch-up, IR drop, electro migration (EM), and deep N-well and NTN isolation</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Strong capability of solving device matching, electro-migration, signal integrity and power distribution problems while meeting area constraints</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Experience in chip-level floor planning and analog block integration</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Experience chip level integration, verifications, and tape-out</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Ability to use productivity-enhancing tools and design scripts to further automate tasks is also desirable</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Must be able to lift, push, and pull up to 5 lbs.</span></li></ul></div><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-size: 16px; color: rgb(0, 0, 0);\"><strong> </strong></span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-size: 16px; color: rgb(0, 0, 0);\"><strong><span style='font-family:\"Arial\",sans-serif;'> </span></strong></span><span style=\"font-size: 18px; color: rgb(0, 0, 0);\"><strong><span style='font-family:\"Arial\",sans-serif;'>Desired Characteristics & Attributes:</span></strong></span></p><div style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;'><ul style=\"margin-bottom:0in;list-style-type: disc;margin-left: 0in;\"><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Attention to detail, organized, accurate and can produce efficient layout techniques</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Has a good track record of on time work delivery</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Has a self-motivated, team player with good communication skills</span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(0, 0, 0);\"><span style=\"font-family: Arial, sans-serif;\">Ability to work well with others in a fast-paced collaborative team environment</span></li></ul></div><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-size: 16px;\"><br></span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-size: 18px;\"><strong><span style=\"font-family: Arial, sans-serif; color: rgb(0, 0, 0);\">Compensation Range: </span></strong></span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-size: 16px; color: rgb(0, 0, 0);\"><br></span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-family: Arial, sans-serif; font-size: 16px; color: rgb(0, 0, 0);\">At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent. </span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-family: Arial, sans-serif; font-size: 16px; color: rgb(0, 0, 0);\"><br> In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.</span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;text-align:justify;'><span style=\"font-size: 16px;\"><br></span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;margin-bottom:11.25pt;text-align:justify;'><span style=\"font-family: Arial, sans-serif; color: black; background: white; font-size: 16px;\">SiTime is an </span><span style='font-family:\"Arial\",sans-serif;'><span style=\"font-size: 16px; color: rgb(44, 130, 201);\"><a href=\"http://www.sitime.com/images/EEO-is-the-law.pdf\" target=\"_blank\" style=\"font-size: 16px;\"><span style=\"background: white;\">Equal Opportunity Employer</span></a></span><span style=\"color: rgb(44, 130, 201); background: white; font-size: 16px;\">.</span><span style=\"color: black; background: white; font-size: 16px;\"> We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law.</span><span style=\"color: rgb(0, 0, 0); background: white; font-size: 16px;\"> </span><span style=\"font-size: 16px; color: rgb(0, 0, 0);\">SiTime participates in the</span><span style=\"font-size: 16px; color: rgb(44, 130, 201);\"> <a href=\"http://www.sitime.com/images/E-Verify-Participation-Poster.pdf\" target=\"_blank\" style=\"color: rgb(44, 130, 201);\">E-Verify</a></span><span style=\"font-size: 16px; color: rgb(0, 0, 0);\"> program.</span></span></p><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;margin-bottom:11.25pt;text-align:justify;'><span style=\"font-size: 18px;\"><strong><span style='font-family:\"Arial\",sans-serif;color:black;'>Learn More about SiTime:</span></strong></span><span style=\"font-size: 16px;\"><strong><span style='font-family:\"Arial\",sans-serif;color:black;'> </span></strong></span><span style=\"font-family: Arial, sans-serif; color: black; font-size: 16px;\">Review the </span><span style='font-family:\"Arial\",sans-serif;'><span style=\"font-size: 16px; color: rgb(44, 130, 201);\"><a href=\"https://www.sitime.com/company/careers\" target=\"_blank\" style=\"color: rgb(44, 130, 201);\">Get to Know SiTime</a></span><span style=\"color: black; font-size: 16px;\"> section of our career page to explore our culture, values, and what makes us unique. </span></span></p><ul style=\"margin-bottom:0in;margin-top:0in;\" type=\"disc\"><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(44, 130, 201); text-align: justify;\"><span style=\"font-family: Arial, sans-serif;\"><a href=\"https://www.innovatorsontap.com/podcast/the-philosophy-of-innovation-w-rajesh-vashist\" target=\"_blank\" style=\"font-size: 16px; color: rgb(44, 130, 201);\">Innovation on Top – Philosophies of Innovation with Rajesh Vashist</a></span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(44, 130, 201); text-align: justify;\"><span style=\"font-family: Arial, sans-serif;\"><a href=\"https://www.fabricatedknowledge.com/p/an-interview-with-rajesh-vashist-3e0#details\" target=\"_blank\" style=\"font-size: 16px; color: rgb(44, 130, 201);\">Fabrication Knowledge – An Interview with Rajesh Vashist</a></span></li><li style=\"margin: 0in; font-size: 16px; font-family: Calibri, sans-serif; color: rgb(44, 130, 201); text-align: justify;\"><span style=\"font-family: Arial, sans-serif;\"><a href=\"https://www.youtube.com/user/sitimecorp/videos\" target=\"_blank\" style=\"font-size: 16px; color: rgb(44, 130, 201);\">SiTime Corporation – YouTube</a></span></li></ul><p style='margin:0in;font-size:15px;font-family:\"Calibri\",sans-serif;margin-bottom:8.0pt;line-height:115%;'><span style=\"color: white; font-size: 16px;\">#LI-ONSITE </span></p>\n",
"sponsoredVisaTypeCodes": []
},
"list_job": {
"links": [],
"itemID": "9201240307177_1",
"postDate": "2026-06-05T08:43:00.000-04:00",
"workLevelCode": {
"shortName": "Full-time Regular"
},
"customFieldGroup": {
"dateFields": [
{
"nameCode": {
"codeValue": "PostingDate"
},
"dateValue": "2026-06-05T08:43Z"
},
{
"nameCode": {
"codeValue": "CurrentServerDateTime"
},
"dateValue": "2026-06-06T09:27Z"
}
],
"numberFields": [
{
"numberValue": 0,
"categoryCode": {
"codeValue": "ApplicantCount"
}
},
{
"categoryCode": {
"codeValue": "AwardAmount"
}
}
],
"stringFields": [
{
"nameCode": {
"codeValue": "ExternalJobID"
},
"stringValue": "587261"
},
{
"nameCode": {
"codeValue": "CareerCenterRefId"
}
},
{
"nameCode": {
"codeValue": "GuidelineOid"
}
},
{
"nameCode": {
"codeValue": "CurrencySymbolOrCode"
}
},
{
"nameCode": {
"codeValue": "HomeDepartment"
},
"stringValue": ""
},
{
"nameCode": {
"codeValue": "JobClass"
}
}
],
"indicatorFields": [
{
"nameCode": {
"codeValue": "PriortyStatusFlag"
},
"indicatorValue": false
},
{
"nameCode": {
"codeValue": "InternalPostingFlag"
},
"indicatorValue": false
},
{
"nameCode": {
"codeValue": "MinValue"
},
"indicatorValue": true
},
{
"nameCode": {
"codeValue": "IsVsidApplicable"
},
"indicatorValue": false
},
{
"nameCode": {
"codeValue": "IsSassDlReqForExtPostFlag"
},
"indicatorValue": false
},
{
"nameCode": {
"codeValue": "IsSassDlReqForIntPostFlag"
},
"indicatorValue": false
},
{
"nameCode": {
"codeValue": "IsMonetaryFlag"
},
"indicatorValue": false
},
{
"nameCode": {
"codeValue": "IsNonMonetaryFlag"
},
"indicatorValue": false
}
]
},
"requisitionTitle": "Sr. Layout Engineer",
"clientRequisitionID": "1675",
"organizationalUnits": [],
"postingInstructions": [],
"additionalProperties": {},
"requisitionLocations": [
{
"address": {
"cityName": "Rijswijk",
"postalCode": "",
"countrySubdivisionLevel1": {
"codeValue": "Zuid-Holland"
}
},
"nameCode": {
"shortName": " Rijswijk, Zuid-Holland, NL"
},
"aliasNames": []
}
],
"screeningRequirements": [],
"sponsoredVisaTypeCodes": []
},
"detail_meta": {
"url": "https://workforcenow.adp.com/mascsr/default/careercenter/public/events/staffing/v1/job-requisitions/587261?cid=555e77b2-029a-4357-8712-1dd910b41621&ccId=19000101_000001&lang=en_US&locale=en_US",
"http_status": 200,
"content_type": "application/json;charset=UTF-8",
"response_bytes": 24077
},
"detail_errors": []
}Get this page with API
Rendered from the bluedoor Job Postings API. Reproduce it:
GET https://api.bluedoor.sh/job-postings/v1/jobs/b933ab9935c6ec41a48bd014f68b198e029a797b?include=descriptionJSONGET https://api.bluedoor.sh/job-postings/v1/orgs/cd7a4eb8-2a28-4dd0-9866-aee72a3618ecJSONGET https://api.bluedoor.sh/job-postings/v1/sources/c2707813-bcf1-47e7-bd8f-33621286a357JSONGET https://api.bluedoor.sh/job-postings/v1/jobs/b933ab9935c6ec41a48bd014f68b198e029a797b/eventsJSON