Distinguished Formal Verification

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com . Astera Labs is seeking a Distinguished Engineer, Formal Verification to join our world-class engineering team in San Jose, California. As a hyper-growth leader in AI infrastructure connectivity, we're revolutionizing how data centers handle explosive AI workloads through cutting-edge PCIe Gen 6/7, CXL, Ethernet, UCIe, and UALink technologies. This is a rare opportunity to shape the formal verification strategy across our entire product portfolio while working on the most advanced connectivity solutions powering the AI revolution. In this highly strategic role, you'll serve as Astera Labs' technical authority on formal verification, defining methodologies and best practices that ensure the highest quality standards across all our next-generation connectivity products. You'll work at the intersection of innovation and reliability, leading efforts to catch critical corner-case bugs that traditional verification methods miss, while mentoring a global team of engineers and representing Astera Labs as a thought leader in the formal verification community. This position offers exceptional scope for impact—your work will directly enable the rack-scale AI infrastructure that's transforming cloud computing and enterprise data centers worldwide. Key Responsibilities Strategic Leadership & Methodology Development Define and evolve formal verification strategy, methodologies, and best practices across all product lines for PCIe, CXL, Ethernet, UCIe, and UALink protocols Serve as technical authority on formal verification, providing expert guidance to engineering leadership on risk mitigation and design quality Represent Astera Labs in industry forums, standards bodies, and technical conferences as a thought leader in formal verification Drive cross-functional collaboration to influence technical direction across the organization Technical Execution & Innovation Develop detailed formal verification test plans based on design specifications and collaborate with design teams to refine micro-architecture specifications Identify key logic components and critical micro-architectural properties essential for ensuring design correctness Implement formal verification models, abstractions, assertions, and utilize assertion-based model checking to detect corner-case bugs Apply complexity reduction techniques using industry-standard EDA tools to achieve proof convergence or sufficient depth Develop and maintain scripts to enhance FV productivity and streamline verification processes Team Development & Cross-Functional Partnership Mentor Principal and Lead Engineers across global sites in advanced formal verification techniques Assist design teams with the implementation of assertions and formal verification testbenches for RTL at unit/block levels Participate in design reviews and collaborate with design teams to optimize design quality and performance, power, area (PPA) metrics based on formal analysis feedback Prepare and deliver customer meetings and executive presentations with minimal supervision Basic Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related technical field 15+ years of experience in formal verification or 18+ years of experience in traditional design verification with significant formal verification specialization Strong proficiency in SystemVerilog/Verilog with deep understanding of hardware design verification Advanced scripting abilities with Python or Perl for automation and productivity enhancement Proven ability to manage and prioritize multiple high-impact tasks in a dynamic, fast-paced environment with minimal supervision Strong cross-functional collaboration skills with demonstrated ability to influence technical direction and drive consensus Entrepreneurial mindset with proactive, customer-focused attitude and ability to think and act quickly while maintaining high quality standards Preferred Qualifications Master's or PhD in Electrical Engineering, Computer Engineering, Computer Science, or Mathematics with focus on formal methods or verification Hands-on experience with formal verification tools such as Synopsys VCFormal and Cadence JasperGold Experience with both bug hunting and static proof verification techniques Familiarity with automating formal verification workflows within a CI/CD environment Deep knowledge of high-speed serial protocols: PCIe Gen 4/5/6/7, CXL, Ethernet (100G/400G/800G), UCIe, UALink Participation in industry standards bodies (PCI-SIG, CXL Consortium, IEEE, UCIe Consortium) Patents or publications in formal verification or hardware verification methodologies Track record of recruiting, mentoring, and developing formal verification talent across distributed teams Salary range is $230,000 to $285,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits. We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

{
  "content_hash": "776c5b765e364492182426d96d8feb1345a3464c306cf2a13c90ff5244be26bf",
  "source_hash": "bc589b79011306bbc66a31ed53b6ff5d239a5d7c63a63ef8f392f9fb5cfd2eb9",
  "last_changed_at": "2026-06-06T07:35:38.727Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "San Jose, CA",
    "city": "San Jose",
    "region": "CA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.9
  },
  "salary_max": 285000,
  "salary_min": 230000,
  "inferred_at": "2026-06-06T07:35:38.641Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "San Jose, CA",
      "city": "San Jose",
      "region": "CA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.9
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "year",
  "workplace_type": null,
  "salary_currency": "USD"
}

{}

{
  "title": "Distinguished Formal Verification",
  "offices": [
    {
      "id": 4000118005,
      "name": "San Jose",
      "location": "San Jose, United States",
      "child_ids": [],
      "parent_id": 4019546005
    }
  ],
  "language": "en",
  "location": {
    "name": "San Jose, CA"
  },
  "metadata": [
    {
      "id": 12122734005,
      "name": "Country",
      "value": null,
      "value_type": "single_select"
    },
    {
      "id": 12122790005,
      "name": "City",
      "value": null,
      "value_type": "single_select"
    },
    {
      "id": 7826080005,
      "name": "Job Family/Domain",
      "value": "Design Verification",
      "value_type": "single_select"
    },
    {
      "id": 7826085005,
      "name": "Role Type",
      "value": "Experienced",
      "value_type": "single_select"
    }
  ],
  "updated_at": "2026-06-05T13:07:16-04:00",
  "departments": [
    {
      "id": 4025527005,
      "name": "ASIC Engineering",
      "child_ids": [],
      "parent_id": 4000196005
    }
  ],
  "company_name": "Astera Labs",
  "requisition_id": 4420966005,
  "first_published": "2026-02-23T13:43:57-05:00",
  "application_deadline": null
}