Silicon Validation Engineer 3

{
  "content_hash": "a1823f92144433d6dfdfc8e7c32a11d5602abb859b3615d8f54190762f7b77c3",
  "source_hash": "4a83099424dcf2242276984f93b4d9ffca1fc67cd8dfccdd78a809f512b595c7",
  "last_changed_at": "2026-06-06T19:52:53.006Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "San Jose, CA, US",
    "city": "San Jose",
    "region": "CA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.8
  },
  "salary_max": 148000,
  "salary_min": 118000,
  "inferred_at": "2026-06-06T19:52:53.004Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "San Jose, CA, US",
      "city": "San Jose",
      "region": "CA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.8
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "year",
  "workplace_type": null,
  "salary_currency": "USD"
}

{}

{
  "json_ld": {
    "url": "https://careers-latticesemi.icims.com/jobs/3486/silicon-validation-engineer-3/job",
    "@type": "JobPosting",
    "title": "Silicon Validation Engineer 3",
    "@context": "http://schema.org",
    "datePosted": "2026-01-28T05:00:00.000Z",
    "description": "<h2>Lattice Overview</h2>There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.\n<h2>Responsibilities & Skills</h2>\n<p><strong>What Will You Get to Do?</strong></p>\n<p>Do you have a passion for invention and self-challenge? This position gives you an opportunity to learn and participate in one of the most cutting-edge projects that Lattice’s Silicon Engineering team has embarked upon to date.</p>\n<p>We are validating building blocks in FPGA on board level to ensure functionality and performance aspect of Design intent. FPGA consists of various IPs as a building block such as SERDES(PMA/PCS), Memory DDR(DDR4, LPDDR4, DDR5 etc), DPHY, PLL, DSP, Fabric, I/O etc.  As a Silicon Design Validation engineer, you will have an opportunity to learn and train yourself on how to validate one/or many of the building blocks within the FPGA. And also, you will be able to acquire knowledge on process/methodology required for validating certain IPs from planning to completion. While you are working on those, you will be exposed to cutting edge equipment and advanced boards as well as Various SW/tools/scripts. </p>\n<p><strong>What you’re going to be exposed to and learn:</strong></p>\n<p>The ideal candidate is highly motivated in developing a career in Silicon Design Validation engineering.  You will get significant exposure and training in the following areas:</p>\n<p> </p>\n<ul>\n <li>Chance to learn FPGA and it’s build block such as SERDES(PMA/PCS), Memory DDR(DDR4, LPDDR4, DDR5 etc), DPHY, PLL, DSP, MIPI, Fabric, I/O etc but not limited.</li>\n <li>Validate and characterize various IPs from silicon arrival to release to production.</li>\n <li>Develop validation and characterization plans for certain IP, bench hardware and software.</li>\n <li>Develop test logic RTL to achieve intended validation/characterization test.</li>\n <li>Drive new silicon product bring-up, validation, debug to asses IP functionality/performance. Characterizing data sheet parameters. Analyzing the measured data with statistical view.  Data sheet preparation etc.</li>\n <li>Serve as the central resource with design, verification, manufacturing, test, quality and marketing/apps as the product(s) move Silicon arrival to product release.</li>\n <li>Supporting customer issues as required to resolve issues found after product release</li>\n</ul>\n<p><strong>You Have…</strong></p>\n<ul>\n <li>5+ years of experience</li>\n <li>Electrical Engineering degree with a strong desire to pursue an engineering career in Silicon Design Validation</li>\n <li>Expertise in High Speed Serdes Interface characterization and protocol compliance testing such as PCIe/Ethernet/SDI/CoaXpress/JESD204, MIPI D-PHY, MIPI CSI/DSI-2, USB and DisplayPort/HDMI etc.</li>\n <li>Expertise in high speed board design and signal integrity evaluation/debug.</li>\n <li>Expertise in Verilog/VHDL and design implementation using FPGA development tools.</li>\n <li>Expertise in test automation development using programming languages such as Python, Perl.</li>\n <li>Knowledge of statistical analysis concepts and use of analysis tools such as JMP, R.</li>\n <li>Proficiency with bench equipment for device characterization such as BERT, VNA, Oscilloscopes, Protocol Exerciser/Analyzers.</li>\n <li>Exposure on FPGA(emulation/prototyping etc)</li>\n <li>Strong written and verbal communication skills to work with cross-functional team</li>\n <li>Self-motivated and proactive with critical thinking.</li>\n <li>Good problem solving and debugging skills.</li>\n</ul>\n<p> </p>\n<p> </p>\n<p><strong>Who Are We?</strong></p>\n<p>At Lattice, we are good at collaboration and problem solving. We’re also good at having a bit of fun.</p>\n<p> </p>\n<p>We develop technologies that we monetize through differentiated programmable logic semiconductor products, system solutions, design services and licenses. We are the low power programmable leader. We solve customer problems across the network, from the Edge to the Cloud, in growing communications, computing, industrial, automotive and consumer markets. Our technology, long-standing relationships and commitment to world-class support enable our customers to create a smart, secure, and connected world.</p>\n<p> </p>\n<p>Join Team Lattice…and help us continue to drive innovation that creates a smarter, better-connected world. Together, we enable what’s next.</p>\n<p> </p>\n<p><strong>What are you waiting for? Apply today!</strong></p>\n<p>We encourage you to apply, even if you feel your background is missing a few of the areas above. There is so much depth of knowledge and experience included! Lattice is a great place to add these skills to your background because we believe that great engineers come from diverse backgrounds.</p>\n<h2>Benefits</h2>\n<p><strong>Benefits:</strong>The base pay for this role is between $118,000 to $148,000 per year. In addition to base salary, we offer an incentive plan bonus, and new hire equity for a competitive total compensation package. Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry.  Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry. </p>\n<p>Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions.  Our global workforce, some 800 strong, shares a total commitment to customer success and an unbending will to win.  For more information about how our FPGA, CPLD and programmable power management  devices help our customers unlock their innovation, visit www.latticesemi.com.  You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace.  Applications are welcome from all qualified candidates.</p>\n<p> </p>\n<p>LatticeFeel the energy.</p>",
    "directApply": true,
    "jobLocation": [
      {
        "@type": "Place",
        "address": {
          "@type": "PostalAddress",
          "postalCode": "UNAVAILABLE",
          "addressRegion": "CA",
          "streetAddress": "UNAVAILABLE",
          "addressCountry": "US",
          "addressLocality": "San Jose",
          "postOfficeBoxNumber": "UNAVAILABLE"
        }
      }
    ],
    "validThrough": "2027-01-28T05:00:00.000Z",
    "employmentType": "FULL_TIME",
    "hiringOrganization": {
      "name": "Lattice Semiconductor",
      "@type": "Organization",
      "sameAs": "https://careers-latticesemi.icims.com/jobs/intro"
    },
    "occupationalCategory": "Engineering"
  },
  "detail_meta": {
    "url": "https://careers-latticesemi.icims.com/jobs/3486/design-eng-3/job?in_iframe=1",
    "http_status": 200,
    "content_type": "text/html;charset=UTF-8",
    "response_bytes": 40053,
    "compact_response_bytes": 7972,
    "original_response_bytes": 40053
  },
  "sitemap_job": {
    "id": "3486",
    "url": "https://careers-latticesemi.icims.com/jobs/3486/design-eng-3/job",
    "slug": "design-eng-3",
    "lastmod": "2026-06-06T15:00:49-04:00"
  },
  "detail_errors": []
}