Home › Companies › Avicena Tech, Corp. › System test and characterization engineer
System test and characterization engineer
Avicena Tech, Corp. · Sunnyvale, CA, United States · On Site · Active · Rippling ATS
Job facts
| Field | Value |
|---|---|
| Company | Avicena Tech, Corp. |
| Title | System test and characterization engineer |
| Normalized title | - |
| Department / team | System test & Characterization |
| Location | Sunnyvale, CA, United States |
| Work model | On Site |
| Employment type | Full Time |
| Salary | - |
| Status | active |
| ATS provider | Rippling ATS |
| Posted / first seen | 2026-04-13 / 2026-05-29 |
| Changed / last seen | 2026-06-06 / 2026-06-06 |
Related slices
| Page | What it contains | Open |
|---|---|---|
| Company jobs | Active postings from Avicena Tech, Corp.. | Open |
| Company breakdowns | Role, location, ATS, and work model facets for this company. | Open |
| ATS provider jobs | Active postings observed through Rippling ATS. | Open |
| Provider filtered search | The same provider as a filtered job collection. | Open |
| City jobs | Active postings in Sunnyvale. | Open |
| Department jobs | Active postings in System test & Characterization. | Open |
| Work model jobs | Active On Site postings. | Open |
| Lifecycle events | Open, update, close, and reopen events for this posting. | Open |
| Original posting | Canonical source or apply URL captured from the ATS. | Open |
Linked records
| Company | Avicena Tech, Corp. |
| Source | 975aa5ec-8f41-46cf-b409-2232313db55e |
| ATS provider | Rippling ATS |
Description
company
Avicena is a privately held company developing microLED based ultra-low power high bandwidth interconnects for chip-to-chip communications. This technology will revolutionize High-Performance (HPC) and Cloud computing, as well as other industries where low power interconnects are critical like camera sensors, autonomous vehicles, and aerospace. Avicena is headquartered in Sunnyvale, California with a development center in Edinburgh, Scotland. The company was founded in 2019 by leading technologists from the optical networking industry with a track record of delivering breakthrough products. ( www.avicena.tech )
role
Responsibilities:
Lead a team of engineers to characterize optical transmitters, optical receivers and link performance of highly parallel opto-electronic interfaces. Develop and maintain optical transmission system testing bed for full characterization of optical components and modules as well as system performance measurements. Define and run link DOEs using uLED on ASIC transmitters, fiber bundle as transmission and PD on ASIC as rece iver s. Characterize various aspects of both existing and potential future optical components such as evaluating signal-to-noise ratio (SNR), receiver sensitivity, bit-error-rate (BER), crosstalk, power consumptions and link budget of the transmission system Work with PCBA design engineers to design, fabricate and bring up test boards. Experience in schematic capture, circuit simulation and PCB design guidance Qualifications:
MS or PhD in electrical engineering or physics with 3+ years of experience Expertise with optical transceiver circuits such as Trans-impedance Amplifier (TIA), laser/led drivers and photodetectors Familiarity with datacenter class optical module designs for Quad Small Form-factor Pluggable Octal Small Form Factor Pluggable (QSFP)/(OSFP) form factor pluggable modules or emerging Near-Packaged Optics (NPO) or Co-Packaged Optics (CPO) approaches. Experience with optical transceiver test methodologies Familiarity with industry standards including IEEE Ethernet standards, OIF standards and MSAs Preferrred Qualifications:
Ability to work cross-functionally with ASIC, packaging and optical design teams and provide clear technical inputs Strong verbal and written communication skills, and ability to articulate and engage with both technical and non-technical stakeholders at all levels Ability to code scripts in python for validation and data analysis Working knowledge of high-speed test instruments such as VNAs, sampling and real time oscilloscopes and spectrum analyzers Hands-on lab experience especially with probed/free space coupled (using stages) optical systems
Full job record
| Job ID | a356c4bfd6e1c2da516f6ee5bb30f347a5a813dd |
| Org ID | c840fd90-50b5-48c0-b289-dffed50c1cc1 |
| Source ID | 975aa5ec-8f41-46cf-b409-2232313db55e |
| Board ID | 975aa5ec-8f41-46cf-b409-2232313db55e |
| Provider | rippling |
| Provider Job Key | ceb0174a-2557-4834-821e-ea4b62f98b46 |
| Title | System test and characterization engineer |
| Normalized Title | — |
| Status | active |
| Active | yes |
| Location Text | Sunnyvale, CA, United States |
| Department | System test & Characterization |
| Team | — |
| Employment Type | full_time |
| Workplace Type | on_site |
| Remote Policy | — |
| Country | United States |
| Region | CA |
| City | Sunnyvale |
| Salary Raw | — |
| Salary Min | — |
| Salary Max | — |
| Salary Currency | — |
| Salary Period | — |
| Source URL | https://ats.rippling.com/general/jobs/ceb0174a-2557-4834-821e-ea4b62f98b46 |
| Apply URL | https://ats.rippling.com/general/jobs/ceb0174a-2557-4834-821e-ea4b62f98b46 |
| First Seen At | 2026-05-29 07:13:36Z |
| Last Seen At | 2026-06-06 08:45:46Z |
| Last Checked At | 2026-06-06 08:45:46Z |
| Last Changed At | 2026-06-06 08:45:46Z |
| Inactive At | — |
| Source Posted At | 2026-04-13 18:44:12Z |
| Source Updated At | — |
| Raw Payload Uri | s3://job-postings-prod-raw-590183727216/raw/provider=rippling/board=general/date=2026-06-06/2026-06-06T08-45-45-695Z-8efdc24749320309cc94abbcb3ddd9296d1225febbdcc3aaf07fee3eb4764109.json |
Event Fields
{
"content_hash": "c345d4cc25d826bd6830f7c978480c81129fc34ae44072071fe3ed5bb93b2c33",
"source_hash": "f89ad8007292322969d22804a338dd62cc27d3032e79cec0bf389f62d74df4b0",
"last_changed_at": "2026-06-06T08:45:46.448Z",
"active_status": "active"
}Parsed Structured
{
"language": "en-us",
"location": {
"raw": "Sunnyvale, CA, United States",
"city": "Sunnyvale",
"region": "CA",
"country": "United States",
"is_remote": false,
"confidence": 0.98,
"workplace_type": "on_site"
},
"salary_max": null,
"salary_min": null,
"inferred_at": "2026-06-06T08:45:46.445Z",
"launch_scope": {
"reason": "english_us_canada",
"included": true,
"language": "en-us",
"location": {
"raw": "Sunnyvale, CA, United States",
"city": "Sunnyvale",
"region": "CA",
"country": "United States",
"is_remote": false,
"confidence": 0.98,
"workplace_type": "on_site"
},
"countries": [
"United States"
]
},
"remote_policy": null,
"salary_period": null,
"workplace_type": "on_site",
"salary_currency": null
}Extensions
{}Native Structured
{
"list_job": {
"id": "ceb0174a-2557-4834-821e-ea4b62f98b46",
"url": "https://ats.rippling.com/general/jobs/ceb0174a-2557-4834-821e-ea4b62f98b46",
"name": "System test and characterization engineer ",
"language": "en-US",
"locations": [
{
"city": "Sunnyvale",
"name": "Sunnyvale, CA",
"state": "California",
"country": "United States",
"stateCode": "CA",
"countryCode": "US",
"workplaceType": "ON_SITE"
}
],
"department": {
"name": "Product Engineering"
}
},
"detail_job": {
"url": "https://ats.rippling.com/general/jobs/ceb0174a-2557-4834-821e-ea4b62f98b46",
"name": "System test and characterization engineer ",
"uuid": "ceb0174a-2557-4834-821e-ea4b62f98b46",
"board": {
"logo": {
"url": "https://prod-images.rippling.com/5b318155f5d0d259df358b5998b053caad2ae9db.png?Expires=1780821946&Signature=KYKtCXlHcy-jU6vk57gpY49GrHUkqAvighZIgsW0ufyLaiCJ3fLFPFQwx-1Lez~OHlnsnjfnLWUwzg9113s12eAtkXdK~wtvHpch2q~P0CsRdLBimAqipxdGMrbVBUiQiLo6erJOJNRThyTOOQnmzrnnB6B-GTNuuql8y6AMMhrSEFx5ZCLTIuIRQ9GrVVZOeY~aTcr36h-zLFKEnVJaNERDnpBeyvnrkhFY7JWrlIi5HweTiRknlxDlnXwWrbKOInI4C4yuRFG71FfgVw~MSWGZ8zeyFOwoIz1Y-UyodUV1NRrY5l0OmMNiwfhuGtYr~KK4Wq~CwKqUZSw49ougXg__&Key-Pair-Id=K2Y26R2ZPP26PH",
"name": "Avicena_logo_FINAL_blue-on-white.png",
"type": "image/png"
},
"slug": "general",
"title": "AvicenaTech, Corp.",
"banner": {
"url": null,
"name": "",
"type": ""
},
"boardURL": "https://ats.rippling.com/general/jobs",
"fontType": "TREBUCHET_MS_SANS_SERIF",
"subtitle": null,
"boardType": "RIPPLING",
"linkColor": null,
"buttonColor": null,
"legalNotice": "<div>Careers at AvicenaTech, Corp.</div>",
"buttonTextColor": null,
"noOpeningsMessage": null,
"groupJobsByLocation": true,
"showBoardLogoOnJobPost": false,
"showCompanyInfoUnderJobPost": false
},
"createdOn": "2026-04-13T11:44:12.314000-07:00",
"department": {
"name": "System test & Characterization",
"base_department": "Product Engineering",
"department_tree": [
"Product Engineering",
"System test & Characterization"
]
},
"companyName": "Avicena Tech, Corp.",
"description": {
"role": "<meta><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><b><strong style=\"font-size:18pt;white-space:pre-wrap;\">Responsibilities:</strong></b></p><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:12pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Lead a team of engineers to characterize optical transmitters, optical</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">receivers</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">and link performance of highly parallel opto-electronic interfaces.</span></li></ul><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Develop and</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">maintain</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">optical transmission system testing bed</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">for</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">full characterization of optical components and modules as well as system performance measurements.</span></li></ul><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Define and run link DOEs using</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">uLED</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">on ASIC transmitters, fiber bundle as transmission and PD on ASIC as rece</span><span style=\"font-size:11pt;white-space:pre-wrap;\">iver</span><span style=\"font-size:11pt;white-space:pre-wrap;\">s.</span></li></ul><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Characterize</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">various aspects of both existing and potential future optical components</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">such as</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">evaluating signal-to-noise ratio (SNR),</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">receiver sensitivity,</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">bit-error-rate (BER), crosstalk, power</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">consumptions</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">and link budget</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">of the transmission system</span></li></ul><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Work with PCBA design</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">engineers</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">to design, fabricate and bring up test boards. Experience in</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">schematic capture, circuit</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">simulation</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">and PCB design guidance </span></li></ul><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><b><strong style=\"font-size:18pt;white-space:pre-wrap;\">Qualifications:</strong></b></p><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:12pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">MS or PhD in electrical engineering</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">or</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">physics with</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">3+</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">years of experience</span></li></ul><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Expertise</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">with optical transceiver circuits such as Trans-impedance Amplifier (TIA), laser/led</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">drivers</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">and photodetectors</span></li></ul><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Familiarity with datacenter class optical module</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">designs</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">for</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">Quad Small Form-factor Pluggable Octal Small Form Factor Pluggable (QSFP)/(OSFP) form factor pluggable modules</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">or</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">emerging</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">Near-Packaged Optics (NPO) or Co-Packaged Optics (CPO) approaches.</span></li></ul><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Experience with optical transceiver test methodologies</span></li></ul><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Familiarity with industry standards including IEEE Ethernet standards, OIF standards and MSAs</span></li></ul><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><b><strong style=\"font-size:18pt;white-space:pre-wrap;\">Preferrred Qualifications:</strong></b></p><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Ability to work cross-functionally with ASIC, packaging and optical design teams and provide clear technical inputs</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Strong verbal and written communication skills, and ability to articulate and engage with both technical and non-technical stakeholders at all levels</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Ability to code scripts in python for validation and data analysis </span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Working knowledge of high-speed test instruments such as VNAs, sampling and real time oscilloscopes</span><span style=\"white-space:pre-wrap;\"> </span><span style=\"font-size:11pt;white-space:pre-wrap;\">and spectrum analyzers</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Hands-on lab experience especially with probed/free space coupled (using stages) optical systems</span></li></ul>",
"company": "<meta><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><b><strong style=\"font-size:11pt;white-space:pre-wrap;\">Avicena</strong></b><span style=\"font-size:11pt;white-space:pre-wrap;\"> is a privately held company developing microLED based ultra-low power high bandwidth interconnects for chip-to-chip communications. This technology will revolutionize High-Performance (HPC) and Cloud computing, as well as other industries where low power interconnects are critical like camera sensors, autonomous vehicles, and aerospace. Avicena is headquartered in Sunnyvale, California with a development center in Edinburgh, Scotland. The company was founded in 2019 by leading technologists from the optical networking industry with a track record of delivering breakthrough products. (</span><a href=\"http://www.avicena.tech/\" target=\"_blank\" class=\"css-173makr-linkStyle\" style=\"color:rgb(30,74,169);cursor:pointer;\"><span style=\"white-space:pre-wrap;\">www.avicena.tech</span></a><span style=\"font-size:11pt;white-space:pre-wrap;\">) </span><span style=\"white-space:pre-wrap;\"> </span></p>"
},
"workLocations": [
"Sunnyvale, CA"
],
"employmentType": {
"id": "Salaried, full-time",
"label": "SALARIED_FT"
},
"payRangeDetails": [],
"activeJobApplication": {
"basicQuestions": [
{
"oid": "first_name",
"title": "First name",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "last_name",
"title": "Last name",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "email",
"title": "Email",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "pronouns",
"title": "Pronouns",
"required": false,
"fieldType": "PRONOUN"
},
{
"oid": "current_company",
"title": "Current company",
"required": false,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "phone_number",
"title": "Phone number",
"required": true,
"fieldType": "PHONE_NUMBER"
},
{
"oid": "location",
"title": "Location (city only)",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "resume",
"title": "Resume",
"required": true,
"fieldType": "FILE"
},
{
"oid": "cover_letter",
"title": "Cover letter",
"required": false,
"fieldType": "FILE"
}
],
"customQuestions": {
"fields": [
{
"oid": "first_name",
"title": "First name",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "last_name",
"title": "Last name",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "email",
"title": "Email",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "pronouns",
"title": "Pronouns",
"required": false,
"fieldData": {},
"fieldType": "PRONOUN"
},
{
"oid": "current_company",
"title": "Current company",
"required": false,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "phone_number",
"title": "Phone number",
"required": true,
"fieldData": {},
"fieldType": "PHONE_NUMBER"
},
{
"oid": "location",
"title": "Location (city only)",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "resume",
"title": "Resume",
"required": true,
"fieldData": {},
"fieldType": "FILE"
},
{
"oid": "cover_letter",
"title": "Cover letter",
"required": false,
"fieldData": {},
"fieldType": "FILE"
}
]
},
"additionalQuestions": null
},
"hasAIEvaluationsEnabled": false,
"eeocQuestionnaireEnabled": true,
"applicationConfirmationTemplate": "6684936164e1ad69f05e9d5c",
"eeocQuestionnaireEnabledForJobPost": true
},
"detail_meta": {
"url": "https://ats.rippling.com/api/v2/board/general/jobs/ceb0174a-2557-4834-821e-ea4b62f98b46",
"http_status": 200,
"content_type": "application/json",
"response_bytes": 16327
},
"detail_errors": []
}Get this page with API
Rendered from the bluedoor Job Postings API. Reproduce it:
GET https://api.bluedoor.sh/job-postings/v1/jobs/a356c4bfd6e1c2da516f6ee5bb30f347a5a813dd?include=descriptionJSONGET https://api.bluedoor.sh/job-postings/v1/orgs/c840fd90-50b5-48c0-b289-dffed50c1cc1JSONGET https://api.bluedoor.sh/job-postings/v1/sources/975aa5ec-8f41-46cf-b409-2232313db55eJSONGET https://api.bluedoor.sh/job-postings/v1/jobs/a356c4bfd6e1c2da516f6ee5bb30f347a5a813dd/eventsJSON