Lead FPGA Engineer

{
  "content_hash": "790323fda99bf822778119cd577566b201129f0b51371e475bc4a49b3b95e960",
  "source_hash": "5b129ec92152ef6e40a6468259c257e8e9756766f009696e98a361d103fe4335",
  "last_changed_at": "2026-05-31T17:46:08.101Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "Hawthorne, California, Hawthorne, CA",
    "city": "Hawthorne",
    "region": "CA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.9
  },
  "salary_max": 230000,
  "salary_min": 183000,
  "inferred_at": "2026-06-06T10:52:14.347Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Hawthorne, California, Hawthorne, CA",
      "city": "Hawthorne",
      "region": "CA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.9
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "year",
  "workplace_type": "on_site",
  "salary_currency": "USD"
}

{}

{
  "id": "462698",
  "job": {
    "id": "472534",
    "division": null,
    "department": {
      "id": "25601",
      "name": "Avionics"
    },
    "requisition_id": "R0261",
    "structure_custom_group_one": null
  },
  "url": "https://astrolab.pinpointhq.com/en/postings/f2a6fff9-37a7-4b4b-b595-84256e04cc61",
  "path": "/en/postings/f2a6fff9-37a7-4b4b-b595-84256e04cc61",
  "title": "Lead FPGA Engineer",
  "benefits": "<ul><li><!--block-->Join a team of best-in-class engineers building the foundation of planetary surface exploration</li><li><!--block-->Equity ownership in the company</li><li><!--block-->Comprehensive health benefits, including medical, dental, vision, and mental health support</li><li><!--block-->401(k) plan with company match</li><li><!--block-->Flexible PTO and parental leave</li><li><!--block-->Home office set up reimbursement</li><li><!--block-->Fully flexible and remote friendly work environment</li><li><!--block-->Weekly lunch stipend, plus complimentary snacks and beverages on-site</li><li><!--block-->Once a month social hour on-site with food and drinks</li></ul>",
  "location": {
    "id": "11974",
    "city": "Hawthorne",
    "name": "Hawthorne, California",
    "province": "CA",
    "postal_code": "90250"
  },
  "deadline_at": null,
  "description": "<div><!--block-->Venturi Astrolab, Inc. (Astrolab) is pioneering new ways to explore and operate on distant planetary bodies. We are singularly focused on designing, building, and operating a fleet of multi-purpose commercial planetary rovers to extend and enhance humanity’s presence in the solar system. We are seeking motivated, creative, and exceptional people to join our world-class team.&nbsp; &nbsp;&nbsp;<br><br></div><div><!--block-->The Avionics team is responsible for all aspects of the electrical systems and hardware on Astrolab’s electric rover vehicles and ground support equipment.&nbsp; We work collaboratively with all teams at Astrolab to provide exceptionally capable and reliable electronics to serve our missions.&nbsp; &nbsp;<br><br></div><div><!--block-->The Lead FPGA Engineer will lead the FPGA Engineering group and participate in all aspects of the development and test of Avionics FPGA RTL designs for Astrolab rovers. The ideal candidate has 10+ years of experience in FPGA firmware development including RTL design, simulations, analysis, verification, and HW testing.<br><br></div><div><!--block--><strong>This position will report to the Director of Avionics Engineering and will be based in our Hawthorne, CA office.&nbsp;</strong></div>",
  "compensation": "$183,000 - $230,000 / year",
  "reporting_to": "Jake Peery",
  "workplace_type": "onsite",
  "benefits_header": "What We Offer: ",
  "employment_type": "full_time",
  "workplace_type_text": "Onsite",
  "compensation_maximum": 230000,
  "compensation_minimum": 183000,
  "compensation_visible": true,
  "employment_type_text": "Full Time",
  "key_responsibilities": "<ul><li><!--block-->Own and define the vehicle system FPGA related architectures, standards, practices, processes, tools, etc.&nbsp;</li><li><!--block-->Develop system digital computing architectures and requirements in collaboration with other engineering disciplines including defining HW/SW interfaces between fabric logic and processing subsystems.&nbsp;</li><li><!--block-->Lead the FPGA Engineering team of 3+ people in the development and delivery of Astrolab FPGA RTL design and verification.&nbsp;</li><li><!--block-->Support FPGA Engineering direct reports through their technical work, performance evaluations, and career growth.&nbsp;</li><li><!--block-->Own unit level RTL development from blank sheet to flight for Microsemi, Xilinx, or other FPGA or SoC devices in either Verilog or VHDL.&nbsp;</li><li><!--block-->Perform design verification including simulations, test benches, timing analysis, and hardware testing.&nbsp;</li><li><!--block-->Lead design reviews, demonstrate requirement traceability, and create documentation for FPGA operation and interfacing with other SW and FPGA systems.&nbsp;</li><li><!--block-->Lead and participate in test campaigns ranging from unit level manual tests, unit automated tests, and system level tests.&nbsp;</li></ul>",
  "compensation_currency": "USD",
  "compensation_frequency": "year",
  "skills_knowledge_expertise": "<ul><li><!--block-->Bachelor of Science degree in Computer Engineering, Electrical Engineering, or equivalent.&nbsp;</li><li><!--block-->10+ years of experience in FPGA RTL architecture, development, verification, deployment, and maintenance.&nbsp;</li><li><!--block-->2+ years of team leadership experience as manager of direct reports.&nbsp;</li><li><!--block-->Skilled at Verilog or VHDL.&nbsp;</li><li><!--block-->Skilled in at least 1 scripting language (TCL, shell, Python, etc).&nbsp;</li><li><!--block-->Skilled in verification techniques, and timing/stability analysis.&nbsp;</li><li><!--block-->Proficiency in understanding PCB designs and reading schematics.&nbsp;</li><li><!--block-->Proficiency in understanding embedded software.&nbsp;</li><li><!--block-->Proficiency with AXI protocols (at least AXI4 family).&nbsp;</li><li><!--block-->Knowledge of common bus and memory interfaces (DDR4, SPI, I2C, UART, etc).&nbsp;</li><li><!--block-->Demonstrated success working in a dynamic environment.&nbsp;</li></ul><div><!--block--><strong>Additional Responsibilities</strong>&nbsp;</div><ul><li><!--block-->Design for space environments including radiation impacts and mitigations.&nbsp;</li></ul>",
  "key_responsibilities_header": "What you'll do:",
  "skills_knowledge_expertise_header": "What you'll bring:"
}