Home › Companies › HPR › FPGA Design Engineer II
FPGA Design Engineer II
HPR · Needham, MA · On Site · Active · $129,000–$166,000 / year · Greenhouse
Job facts
| Field | Value |
|---|---|
| Company | HPR |
| Title | FPGA Design Engineer II |
| Normalized title | - |
| Department / team | Engineering |
| Location | Needham, MA, United States |
| Work model | On Site |
| Employment type | - |
| Salary | $129,000–$166,000 / year |
| Status | active |
| ATS provider | Greenhouse |
| Posted / first seen | 2026-06-15 / 2026-06-16 |
| Changed / last seen | 2026-06-19 / 2026-06-22 |
Related slices
| Page | What it contains | Open |
|---|---|---|
| Company jobs | Active postings from HPR. | Open |
| Company breakdowns | Role, location, ATS, and work model facets for this company. | Open |
| ATS provider jobs | Active postings observed through Greenhouse. | Open |
| Provider filtered search | The same provider as a filtered job collection. | Open |
| City jobs | Active postings in Needham. | Open |
| Department jobs | Active postings in Engineering. | Open |
| Work model jobs | Active On Site postings. | Open |
| Lifecycle events | Open, update, close, and reopen events for this posting. | Open |
| Original posting | Canonical source or apply URL captured from the ATS. | Open |
Linked records
| Company | HPR |
| Source | a18f7e01-4c00-47c9-910a-6f82463e26cd |
| ATS provider | Greenhouse |
Description
HPR is a leading provider of high-performance and ultra-low latency electronic trading and capital markets infrastructure solutions offered as a managed service. Our cutting-edge technology is used by tier-1 financial institutions to monitor and execute trades rapidly and efficiently. As we continue to innovate and grow, we’re searching for a forward-thinking FPGA Design Engineer to help us build the future of capital markets infrastructure.
As an FPGA Design Engineer at HPR, you will:
Design, develop, optimize, and maintain high-performance FPGA compute and networking systems used in electronic trading
Own the RTL design process from specification and coding through synthesis and FPGA implementation
Partner with design verification engineers to review and execute comprehensive test plans
Lead and mentor junior engineers, promoting our culture of continuous learning and collaboration
Contribute to improving our development processes, tools, and methodologies
Required Qualifications
BS/MS in Computer Engineering, Electrical Engineering, Computer Science, or related
3+ years of experience in digital logic design for FPGAs or ASICs
Proficiency in SystemVerilog (preferred) or VHDL
Deep understanding of computer architecture and digital design concepts
Experience with industry-standard simulation and debugging tools (e.g., VCS, Verdi)
Comfortable working in a Linux environment
Strong problem solving, debugging, and communication skills
Desired Qualifications
Experience working with Xilinx and/or Altera FPGAs
Familiarity with FPGA architecture and advanced design techniques, including optimizations for synthesis and timing closure
In-depth knowledge of networking protocols (IP, TCP, UDP)
Experience with high-speed interfaces (PCIe, Ethernet, and/or DDR)
Familiarity with C programming and scripting in Python and/or Perl
Compensation: In compliance with Massachusetts law, the anticipated annual base salary range for this position is $129,000 to $166,000. Please note that this range represents the expected base salary for this role at the time of posting. The final offer may vary based on factors such as the candidate's experience, skills, and qualifications. This range does not include other forms of compensation such as potential bonuses, equity, or benefits.
This position requires being on-site at our office in Needham, MA full-time (5 days per week)
HPR does not currently provide employment sponsorship
Hyannis Port Research is an Equal Opportunity Employer and is committed to providing a workplace free from discrimination and harassment. All employment decisions are made without regard to any characteristic protected by applicable federal, state, or local law. We are committed to providing reasonable accommodations to qualified individuals with disabilities throughout the application and hiring process and during employment, consistent with applicable law. Applicants who require an accommodation to participate in the application or interview process or will require accommodation if hired should contact us via the "Connect With Us" button on our Careers page.
Full job record
| Job ID | 84e4c4949859e51db47a4c009b16d6c9bcb3251a |
| Org ID | e2d68300-1d41-4302-b9b2-e17a2b4d54d9 |
| Source ID | a18f7e01-4c00-47c9-910a-6f82463e26cd |
| Board ID | a18f7e01-4c00-47c9-910a-6f82463e26cd |
| Provider | greenhouse |
| Provider Job Key | 7771688003 |
| Title | FPGA Design Engineer II |
| Normalized Title | — |
| Status | active |
| Active | yes |
| Location Text | Needham, MA |
| Department | Engineering |
| Team | — |
| Employment Type | — |
| Workplace Type | on_site |
| Remote Policy | — |
| Country | United States |
| Region | MA |
| City | Needham |
| Salary Raw | salary range for this position is $129,000 to $166,000. Please note that this range represents the expected base salary for this role a |
| Salary Min | 129,000 |
| Salary Max | 166,000 |
| Salary Currency | USD |
| Salary Period | year |
| Source URL | https://job-boards.greenhouse.io/hyannisportresearch/jobs/7771688003 |
| Apply URL | https://job-boards.greenhouse.io/hyannisportresearch/jobs/7771688003 |
| First Seen At | 2026-06-16 07:37:36Z |
| Last Seen At | 2026-06-22 07:42:43Z |
| Last Checked At | 2026-06-22 07:42:43Z |
| Last Changed At | 2026-06-19 07:36:41Z |
| Inactive At | — |
| Source Posted At | 2026-06-15 14:01:04Z |
| Source Updated At | 2026-06-18 19:10:33Z |
| Raw Payload Uri | s3://job-postings-prod-raw-590183727216/raw/provider=greenhouse/board=hyannisportresearch/date=2026-06-22/2026-06-22T07-42-43-275Z-bed6828f1fab60f81a4976f9a9a1aa3a3465a14e0636cfd7eb510b8624142251.json |
Event Fields
{
"content_hash": "408c68d7005c43f83b009a6da55ea4a27b855b96dfcb4351f05cc12e14db152c",
"source_hash": "eadb0deb91e25eff7b6600c2ba196f0f7e367fbbef3a1a21ee09a1c13fafdae0",
"last_changed_at": "2026-06-19T07:36:41.278Z",
"active_status": "active"
}Parsed Structured
{
"dedupe": null,
"language": "en",
"location": {
"raw": "Needham, MA",
"city": "Needham",
"region": "MA",
"country": "United States",
"is_remote": false,
"confidence": 0.9
},
"salary_max": 166000,
"salary_min": 129000,
"inferred_at": "2026-06-22T07:42:43.364Z",
"launch_scope": {
"reason": "english_us_canada",
"included": true,
"language": "en",
"location": {
"raw": "Needham, MA",
"city": "Needham",
"region": "MA",
"country": "United States",
"is_remote": false,
"confidence": 0.9
},
"countries": [
"United States"
]
},
"remote_policy": null,
"salary_period": "year",
"workplace_type": "on_site",
"salary_currency": "USD"
}Extensions
{}Native Structured
{
"title": "FPGA Design Engineer II",
"offices": [
{
"id": 4002614003,
"name": "Needham",
"location": "Needham, Massachusetts, United States",
"child_ids": [],
"parent_id": null
}
],
"language": "en",
"location": {
"name": "Needham, MA"
},
"metadata": [],
"updated_at": "2026-06-18T15:10:33-04:00",
"departments": [
{
"id": 4005152003,
"name": "Engineering",
"child_ids": [],
"parent_id": null
}
],
"company_name": "HPR",
"requisition_id": 5780630003,
"first_published": "2026-06-15T10:01:04-04:00",
"application_deadline": null
}Get this page with API
Rendered from the bluedoor Job Postings API. Reproduce it:
GET https://api.bluedoor.sh/job-postings/v1/jobs/84e4c4949859e51db47a4c009b16d6c9bcb3251a?include=descriptionJSONGET https://api.bluedoor.sh/job-postings/v1/orgs/e2d68300-1d41-4302-b9b2-e17a2b4d54d9JSONGET https://api.bluedoor.sh/job-postings/v1/sources/a18f7e01-4c00-47c9-910a-6f82463e26cdJSONGET https://api.bluedoor.sh/job-postings/v1/jobs/84e4c4949859e51db47a4c009b16d6c9bcb3251a/eventsJSON