Home › Companies › Phizenix › Staff DFT Engineer
Staff DFT Engineer
Phizenix · Santa Clara, CA (Onsite) · On Site · Active · $130,000–$180,000 / year · Greenhouse
Job facts
| Field | Value |
|---|---|
| Company | Phizenix |
| Title | Staff DFT Engineer |
| Normalized title | - |
| Department / team | External - Client Requirement |
| Location | Santa Clara, CA, United States |
| Work model | On Site / On Site |
| Employment type | - |
| Salary | $130,000–$180,000 / year |
| Status | active |
| ATS provider | Greenhouse |
| Posted / first seen | 2026-05-05 / 2026-05-29 |
| Changed / last seen | 2026-05-29 / 2026-06-06 |
Related slices
| Page | What it contains | Open |
|---|---|---|
| Company jobs | Active postings from Phizenix. | Open |
| Company breakdowns | Role, location, ATS, and work model facets for this company. | Open |
| ATS provider jobs | Active postings observed through Greenhouse. | Open |
| Provider filtered search | The same provider as a filtered job collection. | Open |
| City jobs | Active postings in Santa Clara. | Open |
| Department jobs | Active postings in External - Client Requirement . | Open |
| Work model jobs | Active On Site postings. | Open |
| Lifecycle events | Open, update, close, and reopen events for this posting. | Open |
| Original posting | Canonical source or apply URL captured from the ATS. | Open |
Linked records
| Company | Phizenix |
| Source | 48b7517b-b03f-4519-bbf1-dd9e86468f04 |
| ATS provider | Greenhouse |
Description
What You Can Expect
We are looking for a Senior Staff DFT Engineer with hands-on experience in scan-based DFT implementation, including Scan Streaming Network (SSN) and IJTAG (IEEE 1687). This role focuses on end-to-end scan execution, from insertion and verification through DRC closure, coverage improvement, and final DFT signoff. The ideal candidate will own scan quality, coverage closure, and DFT signoff for complex SoC designs.
ESSENTIAL DUTIES AND RESPONSIBILITIES
Lead hands-on scan DFT implementation, including:Scan insertion and stitching
Scan Streaming Network (SSN) implementation
IJTAG (IEEE 1687) insertion and connectivity
Perform scan DFT verification, debug, and DFT DRC closure
Debug and resolve scan-related DRCs, connectivity issues, and control signal problems
Run, analyze, and debug SpyGlass DFT/RTL checks, partnering with design teams to resolve violations
Generate, simulate, and debug ATPG scan patterns
Analyze ATPG results and drive scan coverage improvement and closure
Develop and validate DFT-related timing constraints (scan, shift, capture, and test modes)
Create and maintain TCL scripts for scan insertion, ATPG setup, and coverage analysis
Optimize scan implementations for pattern efficiency and test quality
Support hierarchical scan integration at both block and SoC levels
Collaborate closely with RTL and Physical Design teams to resolve scan-related issues
Support pre-silicon DFT signoff and post-silicon pattern bring-up and debug
Assist with ATE pattern conversion and scan debug activities
What We're Looking For
Bachelor’s degree in Computer Science, Electrical Engineering or
related fields and 5-10 years of related professional experience OR Master’s degree and/or PhD in Computer Science, Electrical Engineering or
related fields with 3-5 years of experience.
8+ years of hands-on experience in DFT scan implementation
Strong expertise with Siemens Tessent, including:Scan insertion and verification
ATPG pattern generation and coverage analysis
IJTAG (IEEE 1687) and SSN implementation
Strong understanding of:Scan Streaming Network (SSN)
IEEE 1149.x, IEEE 1500, and IEEE 1687 standards
Proven ability to resolve scan DFT DRCs and drive coverage closure
Strong TCL scripting skills for automation and flow customization
Experience developing and validating scan and test-mode timing constraints
Full DFT lifecycle experience, from RTL/netlist through silicon debug
Strong debugging, ownership, and problem-solving skills
Excellent verbal and written communication skills
PREFERRED QUALIFICATIONS
Experience with scan compression and advanced scan architectures
Post-silicon experience, including:Pattern bring-up and debug
Silicon characterization and yield learning
Experience mentoring junior engineers or owning DFT scan signoff
California Pay Range $130,000 — $180,000 USD
Full job record
| Job ID | 79f177b310aeb5fdb860788e554850a59f0337d0 |
| Org ID | 38490b2a-d5d5-4301-a636-5c9284e3c68a |
| Source ID | 48b7517b-b03f-4519-bbf1-dd9e86468f04 |
| Board ID | 48b7517b-b03f-4519-bbf1-dd9e86468f04 |
| Provider | greenhouse |
| Provider Job Key | 5211093008 |
| Title | Staff DFT Engineer |
| Normalized Title | — |
| Status | active |
| Active | yes |
| Location Text | Santa Clara, CA (Onsite) |
| Department | External - Client Requirement |
| Team | — |
| Employment Type | — |
| Workplace Type | on_site |
| Remote Policy | on_site |
| Country | United States |
| Region | CA |
| City | Santa Clara |
| Salary Raw | Pay Range $130,000 — $180,000 USD |
| Salary Min | 130,000 |
| Salary Max | 180,000 |
| Salary Currency | USD |
| Salary Period | year |
| Source URL | https://job-boards.greenhouse.io/phizenix/jobs/5211093008 |
| Apply URL | https://job-boards.greenhouse.io/phizenix/jobs/5211093008 |
| First Seen At | 2026-05-29 22:58:20Z |
| Last Seen At | 2026-06-06 20:07:26Z |
| Last Checked At | 2026-06-06 20:07:26Z |
| Last Changed At | 2026-05-29 22:58:20Z |
| Inactive At | — |
| Source Posted At | 2026-05-05 22:15:40Z |
| Source Updated At | 2026-05-05 22:47:13Z |
| Raw Payload Uri | s3://job-postings-prod-raw-590183727216/raw/provider=greenhouse/board=phizenix/date=2026-06-06/2026-06-06T20-07-26-517Z-1a2f65c1bc9104b34025974d972da5e1303b2e8a24ea3273ce56803b6145213c.json |
Event Fields
{
"content_hash": "190c7a7c8539f6fc30e72d8279756c20d6ad58e0e0baa56fd17e143258481dac",
"source_hash": "bec52d228b5852b3f7cf1235525d07892acf446241ee92d2dfa231da846d9054",
"last_changed_at": "2026-05-29T22:58:20.269Z",
"active_status": "active"
}Parsed Structured
{
"language": "en",
"location": {
"raw": "Santa Clara, CA (Onsite)",
"city": "Santa Clara",
"region": "CA",
"country": "United States",
"is_remote": false,
"confidence": 0.9
},
"salary_max": 180000,
"salary_min": 130000,
"inferred_at": "2026-06-06T20:07:26.622Z",
"launch_scope": {
"reason": "english_us_canada",
"included": true,
"language": "en",
"location": {
"raw": "Santa Clara, CA (Onsite)",
"city": "Santa Clara",
"region": "CA",
"country": "United States",
"is_remote": false,
"confidence": 0.9
},
"countries": [
"United States"
]
},
"remote_policy": "on_site",
"salary_period": "year",
"workplace_type": "on_site",
"salary_currency": "USD"
}Extensions
{}Native Structured
{
"title": "Staff DFT Engineer",
"offices": [
{
"id": 4040938008,
"name": "Phizenix ",
"location": "Livermore ",
"child_ids": [],
"parent_id": null
}
],
"language": "en",
"location": {
"name": "Santa Clara, CA (Onsite)"
},
"metadata": [
{
"id": 8553409008,
"name": "Salary Range",
"value": {
"unit": "USD",
"max_value": "189000.0",
"min_value": "130000.0"
},
"value_type": "currency_range"
}
],
"updated_at": "2026-05-05T18:47:13-04:00",
"departments": [
{
"id": 4048769008,
"name": "External - Client Requirement ",
"child_ids": [],
"parent_id": null
}
],
"company_name": "Phizenix",
"requisition_id": 4470200008,
"first_published": "2026-05-05T18:15:40-04:00",
"application_deadline": null
}Get this page with API
Rendered from the bluedoor Job Postings API. Reproduce it:
GET https://api.bluedoor.sh/job-postings/v1/jobs/79f177b310aeb5fdb860788e554850a59f0337d0?include=descriptionJSONGET https://api.bluedoor.sh/job-postings/v1/orgs/38490b2a-d5d5-4301-a636-5c9284e3c68aJSONGET https://api.bluedoor.sh/job-postings/v1/sources/48b7517b-b03f-4519-bbf1-dd9e86468f04JSONGET https://api.bluedoor.sh/job-postings/v1/jobs/79f177b310aeb5fdb860788e554850a59f0337d0/eventsJSON