Mixed-Signal Verification Engineer – Analog IP

{
  "content_hash": "3ffb21fe034ffd0e576313cc8062d09017e9f9f071b8fabb310b8340dd0b1aaf",
  "source_hash": "4d3ea25076b0ce7ef78783c77262a38a03943dd5044a65632d3a3b8676301a3c",
  "last_changed_at": "2026-06-04T10:50:24.262Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "Allen, TX, United States",
    "city": "Allen",
    "region": "TX",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.8
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-06T11:27:54.888Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Allen, TX, United States",
      "city": "Allen",
      "region": "TX",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.8
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": null,
  "workplace_type": null,
  "salary_currency": null
}

{}

{
  "detail": {
    "Id": "2505548",
    "Title": "Mixed-Signal Verification Engineer – Analog IP",
    "media": [],
    "skills": [],
    "JobType": null,
    "Category": "Engineering, Design",
    "JobGrade": null,
    "JobLevel": null,
    "JobShift": null,
    "WorkDays": null,
    "WorkHours": null,
    "WorkYears": null,
    "Department": null,
    "HotJobFlag": false,
    "StudyLevel": "Bachelors",
    "WorkMonths": null,
    "WorkerType": null,
    "GeographyId": 300000001624961,
    "JobFamilyId": 300002294318458,
    "JobFunction": null,
    "JobSchedule": "Full time",
    "BusinessUnit": null,
    "ContractType": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": "Collin",
        "Region2": "TX",
        "Region3": null,
        "Building": null,
        "Latitude": "33.11377",
        "Longitude": "-96.6958",
        "LocationId": 300000393747191,
        "PostalCode": "75013",
        "TownOrCity": "Allen",
        "AddressLine1": "505 Millennium Drive",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "USTX82 Dallas Strategic R&D Office"
      }
    ],
    "ContentLocale": "en",
    "HiringManager": null,
    "LegalEmployer": null,
    "RequisitionId": 300007790339347,
    "WorkplaceType": "",
    "BusinessUnitId": 300000006107333,
    "OrganizationId": 300000001567031,
    "GeographyNodeId": 100002014133125,
    "JobFunctionCode": null,
    "LegalEmployerId": 300000001567031,
    "PrimaryLocation": "Allen, TX, United States",
    "RequisitionType": "Professional - Exempt, IDL",
    "NumberOfOpenings": null,
    "WorkplaceTypeCode": null,
    "BeFirstToApplyFlag": false,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ExternalContactName": null,
    "ShortDescriptionStr": "",
    "ExternalContactEmail": null,
    "ExternalPostedEndDate": null,
    "OtherRequisitionTitle": null,
    "requisitionFlexFields": [],
    "ApplyWhenNotPostedFlag": true,
    "DomesticTravelRequired": null,
    "ExternalDescriptionStr": "<p><span>About onsemi</span></p>\n<p>onsemi (Nasdaq: ON) is a global leader in intelligent power and sensing technologies, driving innovation to build a safer, cleaner, and smarter world. With a strong focus on automotive, industrial, and AI data center markets, we are shaping the future of vehicle electrification, sustainable energy, and advanced automation.</p>\n<p><span>About the Treo Platform</span></p>\n<p>The Treo Platform is a high‑performance analog and mixed‑signal platform built on 65nm Bipolar‑CMOS‑DMOS (BCD) technology. Supporting voltages from 1–90V and operating temperatures up to 175°C, Treo enables scalable SoC solutions for automotive, medical, industrial, and AI data‑center applications. Its modular analog IP is integrated into digital‑on‑top architectures manufactured in onsemi’s 300mm East Fishkill, NY fab.</p>\n<p><span>About the Role</span></p>\n<p>We are seeking a Mixed‑Signal Verification Engineer III to verify analog and mixed‑signal IP integrated into digital‑on‑top SoC environments on the Treo platform. This mid‑level individual contributor role reports directly to the Analog Design Team Manager. You will own the development and execution of mixed‑signal verification solutions, leveraging SystemVerilog and behavioral modeling to ensure power and clock IP meet functional and integration requirements prior to tape‑out.</p>",
    "ObjectVerNumberProfile": "1",
    "PrimaryLocationCountry": "US",
    "CorporateDescriptionStr": "<div>\n <b>onsemi&nbsp;</b><span class=\"ui-provider\">(Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.<br></span>\n</div>\n<div>\n <span class=\"ui-provider\"><br></span>\n</div>\n<div>\n <p style=\"margin: 0in\"><b><span style=\"font-weight: normal\">More details about our company benefits can be found here:</span></b></p>\n <p style=\"margin: 0in\"><a href=\"https://www.onsemi.com/careers/career-benefits\" target=\"_blank\" rel=\"nofollow\">https://www.onsemi.com/careers/career-benefits</a></p>\n</div>",
    "ExternalPostedStartDate": "2026-05-20T21:17:59+00:00",
    "ExternalQualificationsStr": "<p><span>Minimum Qualifications</span></p>\n<p>• Bachelor’s or Master’s degree in Electrical Engineering or related field.<br>\n  • Minimum of 6 years of experience in mixed‑signal or digital IC verification.<br>\n  • Strong proficiency in SystemVerilog and UVM‑based verification.<br>\n  • Hands‑on experience building behavioral models using Verilog‑A/AMS or SystemVerilog real‑number modeling.<br>\n  • Experience verifying analog IP within digital‑on‑top SoC environments.</p>\n<p><span>Preferred Qualifications</span></p>\n<p>• Familiarity with power management or clocking architectures (BGs, PLLs, LDOs, DC/DCs).<br>\n  • Experience with coverage‑driven verification and assertion‑based methodologies.<br>\n  • Exposure to automotive or industrial silicon reliability and safety requirements.<br>\n  • Interest in automation, scripting, or AI‑assisted verification workflows.</p>\n<p><span>Success Metrics</span></p>\n<p>• High‑quality, reusable mixed‑signal verification environments delivered on schedule.<br>\n  • Early and effective identification of functional and integration issues in analog IP.<br>\n  • Reduced verification escapes at SoC and silicon bring‑up stages.<br>\n  • Demonstrated technical growth and mentoring contribution within the verification team.</p>",
    "InternalQualificationsStr": "<p><span>Minimum Qualifications</span></p>\n<p>• Bachelor’s or Master’s degree in Electrical Engineering or related field.<br>\n  • Minimum of 6 years of experience in mixed‑signal or digital IC verification.<br>\n  • Strong proficiency in SystemVerilog and UVM‑based verification.<br>\n  • Hands‑on experience building behavioral models using Verilog‑A/AMS or SystemVerilog real‑number modeling.<br>\n  • Experience verifying analog IP within digital‑on‑top SoC environments.</p>\n<p><span>Preferred Qualifications</span></p>\n<p>• Familiarity with power management or clocking architectures (BGs, PLLs, LDOs, DC/DCs).<br>\n  • Experience with coverage‑driven verification and assertion‑based methodologies.<br>\n  • Exposure to automotive or industrial silicon reliability and safety requirements.<br>\n  • Interest in automation, scripting, or AI‑assisted verification workflows.</p>\n<p><span>Success Metrics</span></p>\n<p>• High‑quality, reusable mixed‑signal verification environments delivered on schedule.<br>\n  • Early and effective identification of functional and integration issues in analog IP.<br>\n  • Reduced verification escapes at SoC and silicon bring‑up stages.<br>\n  • Demonstrated technical growth and mentoring contribution within the verification team.</p>",
    "OrganizationDescriptionStr": "<span>We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work.</span><span></span>\n<div>\n <br/>\n</div>\n<div>\n <br/>\n</div>\n<div>\n <b>onsemi</b>&nbsp;is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, ethnicity, color, religion, ancestry, national origin, age, marital status, pregnancy, sex, sexual orientation, physical or mental disability, medical condition, genetic information, military or veteran status, gender identity, gender expression, or any other protected category under applicable federal, state, or local laws.\n</div>\n<div>\n <br/>\n</div>\n<div>\n If you are an individual with a disability and require a reasonable accommodation to complete any part of the application process, or are limited in the ability or unable to access or use this online application process and need an alternative method for applying, you may contact&nbsp;<span><a href=\"mailto:[email protected]\" target=\"_blank\">[email protected]</a></span> for assistance.\n</div>",
    "primaryLocationCoordinates": [
      {
        "Latitude": "33.10162",
        "Longitude": "-96.67449",
        "CountryCode": "US",
        "GeographyId": 300000001624961,
        "GeographyNodeId": 100002014133125
      }
    ],
    "ExternalResponsibilitiesStr": "<p><span>Key Responsibilities</span></p>\n<p>• Own mixed‑signal verification for assigned analog IP blocks using SystemVerilog and UVM‑based methodologies.<br>\n  • Develop scalable digital‑on‑top testbenches incorporating behavioral models of analog IP such as PLLs, LDOs, DC/DC converters, and oscillators.<br>\n  • Translate analog specifications into executable verification plans, assertions, coverage, and checkers.<br>\n  • Develop and maintain behavioral models using SystemVerilog real‑number modeling to abstract analog behavior for system‑level simulation.<br>\n  • Execute regressions, analyze results, and drive debug to root cause across analog, digital, and mixed‑signal boundaries.<br>\n  • Verify configuration, calibration, monitoring, and fault‑handling interfaces between analog IP and digital logic.<br>\n  • Coordinate with analog designers, digital verification, and system teams to ensure verification completeness and sign‑off readiness.</p>\n<p><span>Behavioral Modeling &amp; Abstraction</span></p>\n<p>• Create and refine behavioral and functional models suitable for large‑scale SoC simulation while preserving key performance characteristics.<br>\n  • Define modeling assumptions, limitations, and validation strategies in collaboration with analog designers.<br>\n  • Contribute to abstraction and co‑simulation strategies balancing accuracy, runtime, and reuse.</p>\n<p><span>Tools, Flows &amp; Quality</span></p>\n<p>• Use industry‑standard digital, mixed‑signal, and AMS simulation tools.<br>\n  • Apply coverage‑driven verification practices and participate in verification reviews.<br>\n  • Follow established version control, regression, and documentation practices; propose incremental flow improvements.</p>\n<p><span>Collaboration &amp; Technical Leadership</span></p>\n<p>• Operate with moderate independence while mentoring junior verification engineers.<br>\n  • Provide technical input during IP definition and integration reviews from a verification perspective.<br>\n  • Proactively identify verification risks and communicate them clearly to stakeholders.</p>",
    "InternalResponsibilitiesStr": "<p><span>Key Responsibilities</span></p>\n<p>• Own mixed‑signal verification for assigned analog IP blocks using SystemVerilog and UVM‑based methodologies.<br>\n  • Develop scalable digital‑on‑top testbenches incorporating behavioral models of analog IP such as PLLs, LDOs, DC/DC converters, and oscillators.<br>\n  • Translate analog specifications into executable verification plans, assertions, coverage, and checkers.<br>\n  • Develop and maintain behavioral models using SystemVerilog real‑number modeling to abstract analog behavior for system‑level simulation.<br>\n  • Execute regressions, analyze results, and drive debug to root cause across analog, digital, and mixed‑signal boundaries.<br>\n  • Verify configuration, calibration, monitoring, and fault‑handling interfaces between analog IP and digital logic.<br>\n  • Coordinate with analog designers, digital verification, and system teams to ensure verification completeness and sign‑off readiness.</p>\n<p><span>Behavioral Modeling &amp; Abstraction</span></p>\n<p>• Create and refine behavioral and functional models suitable for large‑scale SoC simulation while preserving key performance characteristics.<br>\n  • Define modeling assumptions, limitations, and validation strategies in collaboration with analog designers.<br>\n  • Contribute to abstraction and co‑simulation strategies balancing accuracy, runtime, and reuse.</p>\n<p><span>Tools, Flows &amp; Quality</span></p>\n<p>• Use industry‑standard digital, mixed‑signal, and AMS simulation tools.<br>\n  • Apply coverage‑driven verification practices and participate in verification reviews.<br>\n  • Follow established version control, regression, and documentation practices; propose incremental flow improvements.</p>\n<p><span>Collaboration &amp; Technical Leadership</span></p>\n<p>• Operate with moderate independence while mentoring junior verification engineers.<br>\n  • Provide technical input during IP definition and integration reviews from a verification perspective.<br>\n  • Proactively identify verification risks and communicate them clearly to stakeholders.</p>",
    "InternationalTravelRequired": null
  },
  "list_job": {
    "Id": "2505548",
    "Title": "Mixed-Signal Verification Engineer – Analog IP",
    "JobType": null,
    "Distance": 1779235200000,
    "JobShift": null,
    "Language": "US",
    "WorkDays": null,
    "JobFamily": null,
    "Relevancy": 2,
    "WorkHours": null,
    "Department": null,
    "HotJobFlag": false,
    "PostedDate": "2026-05-20",
    "StudyLevel": null,
    "WorkerType": null,
    "GeographyId": 300000001624961,
    "JobFunction": null,
    "JobSchedule": null,
    "BusinessUnit": null,
    "ContractType": null,
    "ManagerLevel": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": "Collin",
        "Region2": "TX",
        "Region3": null,
        "Building": null,
        "Latitude": 33.11377,
        "Longitude": -96.6958,
        "LocationId": 300000393747191,
        "PostalCode": "75013",
        "TownOrCity": "Allen",
        "AddressLine1": "505 Millennium Drive",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "USTX82 Dallas Strategic R&D Office"
      }
    ],
    "LegalEmployer": null,
    "MediaThumbURL": null,
    "WorkplaceType": "",
    "BusinessUnitId": 300000006107333,
    "OrganizationId": 300000001567031,
    "PostingEndDate": null,
    "LegalEmployerId": 300000001567031,
    "PrimaryLocation": "Allen, TX, United States",
    "WorkDurationYears": null,
    "WorkplaceTypeCode": null,
    "BeFirstToApplyFlag": false,
    "WorkDurationMonths": null,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ShortDescriptionStr": "",
    "requisitionFlexFields": [],
    "DomesticTravelRequired": null,
    "PrimaryLocationCountry": "US",
    "ExternalQualificationsStr": null,
    "ExternalResponsibilitiesStr": null,
    "InternationalTravelRequired": null
  },
  "detail_meta": {
    "url": "https://hctz.fa.us2.oraclecloud.com/hcmRestApi/resources/latest/recruitingCEJobRequisitionDetails?expand=all&onlyData=true&finder=ById;Id=%222505548%22,siteNumber=cx_1001",
    "http_status": 200,
    "content_type": "application/json",
    "response_bytes": 13734
  },
  "detail_errors": []
}