Senior ATE Wafer Test Engineer

{
  "content_hash": "517daae386655f1b3e026affc8e2e9cf17619343e09ee9417eef06f98a956365",
  "source_hash": "c8c6fc34a1bf9d1a6ed5a64a5b014138802da1652953fd572aded1a6afc18a61",
  "last_changed_at": "2026-06-16T11:04:00.789Z",
  "active_status": "active"
}

{
  "dedupe": null,
  "language": "en",
  "location": {
    "raw": "United States",
    "city": null,
    "region": null,
    "country": "United States",
    "is_remote": false,
    "confidence": 0.8
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-20T12:43:54.688Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "United States",
      "city": null,
      "region": null,
      "country": "United States",
      "is_remote": false,
      "confidence": 0.8
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": "hybrid",
  "salary_period": null,
  "workplace_type": "hybrid",
  "salary_currency": null
}

{}

{
  "detail": {
    "Id": "33975",
    "Title": "Senior ATE Wafer Test Engineer",
    "media": [],
    "skills": [],
    "JobType": "Experienced",
    "Category": "Applied R&D",
    "JobGrade": null,
    "JobLevel": null,
    "JobShift": null,
    "WorkDays": null,
    "WorkHours": null,
    "WorkYears": null,
    "Department": null,
    "HotJobFlag": true,
    "StudyLevel": "Bachelor’s degree",
    "WorkMonths": null,
    "WorkerType": null,
    "GeographyId": 300000000480126,
    "JobFamilyId": 300000009357764,
    "JobFunction": "Analogue Hardware",
    "JobSchedule": "Full time",
    "BusinessUnit": null,
    "ContractType": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": null,
        "Region2": "California",
        "Region3": null,
        "Building": null,
        "Latitude": "37.4023",
        "Longitude": "-122.00764",
        "LocationId": 300000764022944,
        "PostalCode": "94089-1005",
        "TownOrCity": "Sunnyvale",
        "AddressLine1": "1322 Bordeaux Drive",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "Infinera Bordeaux Dr"
      }
    ],
    "ContentLocale": "en",
    "HiringManager": null,
    "LegalEmployer": null,
    "RequisitionId": 300001818262067,
    "WorkplaceType": "Hybrid",
    "BusinessUnitId": 300000006664259,
    "OrganizationId": 300000806569528,
    "GeographyNodeId": 100002145190048,
    "JobFunctionCode": "AHA",
    "LegalEmployerId": 300001149319675,
    "PrimaryLocation": "United States",
    "RequisitionType": "Standard (Internal & External)",
    "NumberOfOpenings": null,
    "WorkplaceTypeCode": "ORA_HYBRID",
    "BeFirstToApplyFlag": false,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ExternalContactName": null,
    "ShortDescriptionStr": "•\tNokia is seeking a Sr Analog Wafer Level ATE Test Engineer to support existing IC ATE development and production \n•\tThe position is within the Optical Modules Group (OMG) in Sunnyvale, CA\n",
    "ExternalContactEmail": null,
    "ExternalPostedEndDate": null,
    "OtherRequisitionTitle": null,
    "requisitionFlexFields": [
      {
        "Value": "No",
        "Prompt": "Will NSA/CAPS approval be required? (E.g., accessing a US Customer Network?)",
        "ControlType": "SingleChoiceList",
        "SequenceNumber": 5
      },
      {
        "Value": "Individual contributor",
        "Prompt": "Role Type",
        "ControlType": null,
        "SequenceNumber": 8
      },
      {
        "Value": "Yes",
        "Prompt": "Laptop - support with ordering needed",
        "ControlType": "SingleChoiceList",
        "SequenceNumber": 10
      },
      {
        "Value": "150000-250000",
        "Prompt": "Salary Range",
        "ControlType": "TextArea",
        "SequenceNumber": 12
      },
      {
        "Value": "Experienced",
        "Prompt": "Experience level",
        "ControlType": "SingleChoiceList",
        "SequenceNumber": 22
      }
    ],
    "ApplyWhenNotPostedFlag": null,
    "DomesticTravelRequired": null,
    "ExternalDescriptionStr": "<p><strong>Description:</strong></p><p>&nbsp;</p><ul><li>&nbsp;Sr Analog Wafer Level ATE Test Engineer to support existing IC ATE development and production&nbsp;</li><li><span data-teams=\"true\">Experience with Analog ATE wafer sort testing and STDF data handling is required.</span></li><li>Knowledge of automated test equipment (ATE) platforms, probe card development, software and hardware for wafer level testing.</li><li><span>The candidate is expected to have hands on experience with NPI test development, WS production yield analysis and yield drop out debug and disposition.</span></li><li>Familiar &amp; comfortable with high-performance medium volume ASICs, production environment</li><li>Ability to write status reports, schedules and project plans and present results in general meeting formats.</li><li>Capable to contact vendors for project schedule, testing status, booking equipment, and test debugging</li><li>Collection, analysis, correlation and interpretation of data using statistical techniques and industry standard tools is required</li><li>Some experience with scripting and simple programming skills.</li><li>Critical thinking skills to debug and solve problems required</li><li>Experienced with scheduling and planning projects with external vendors and customers</li><li><p>RF ATE testing experience is a plus</p><p>&nbsp;</p></li></ul>",
    "ObjectVerNumberProfile": null,
    "PrimaryLocationCountry": "US",
    "CorporateDescriptionStr": "<div>\n <b>Advancing connectivity to secure a brighter world.</b>\n</div>\n<div>\n <p><span style=\"box-sizing: border-box;\">Nokia is a global leader in connectivity for the AI era. With expertise across fixed, mobile and transport networks, powered by the innovation of Nokia Bell Labs, we’re advancing connectivity to secure a brighter world.&nbsp;</span></p>\n</div>\n<div>\n <a href=\"https://www.nokia.com/careers/life-at-nokia/\" target=\"_blank\" rel=\"nofollow\">Learn more about life at Nokia</a>.\n</div>\n<div style=\"\">\n <br/>\n</div>\n<div style=\"\">\n <br/>\n</div>\n<div style=\"\">\n <p style=\"\"><b>Our recruitment process</b></p>\n <p style=\"\">We act inclusively and respect the uniqueness of people. Our employment decisions are made regardless of race, color, national or ethnic origin, religion, gender, sexual orientation, gender identity or expression, age, marital status, disability, protected veteran status or other characteristics protected by law. We are committed to a culture of inclusion built upon our core value of respect.</p>\n <p style=\"\">If you’re interested in this role but don’t meet every listed requirement, we still encourage you to apply. Unique backgrounds, perspectives, and experiences enrich our teams, and you may be just the right candidate for this or another opportunity.</p>\n <p style=\"\">The length of the recruitment process may vary depending on the specific role's requirements. We strive to ensure a smooth and inclusive experience for all candidates.&nbsp;<a href=\"https://www.nokia.com/careers/#recruitment-process\" target=\"_blank\" rel=\"nofollow\" style=\"\">Discover more about the recruitment process at Nokia</a>.&nbsp;</p>\n</div>",
    "ExternalPostedStartDate": "2026-04-15T00:01:23+00:00",
    "ExternalQualificationsStr": "<p><strong>Experience Required:</strong></p><ul style=\"list-style-type:disc;padding-left:24px;\"><li>BS EE/physics with 5+ years industrial experience</li><li>Analog wafer level IC testing</li><li>Must have experience with probe card cleaning, maintenance and debug</li><li>Must have experience with ATE platform and wafer prober setup and operation&nbsp;</li><li>Must be able to assemble coherent and concise reports summarizing status and next steps</li><li>Must be able to effectively present findings to a cross-functional, collaborative team environment</li><li>Prefer experience with Galaxy or JMP data analysis tools.</li><li>Prefer Advantest 93K expertise including calibration, TL/ISO compliance and ESD compliance</li><li>Prefer expertise with Perl, VB, SQL and Perforce</li><li>Prefer UNIX/Linux experience</li></ul><p>&nbsp;</p><p><strong>Skills Required:</strong></p><ul style=\"list-style-type:disc;padding-left:24px;\"><li>Proficient interacting with design and application engineers</li><li>Strong debug and analytical skills</li><li>Self-motivated team player</li><li>Strong time and project management skills</li><li>Detail oriented with all aspects of technical work and vendor interactions</li></ul><p><span style=\"font-family:&quot;Calibri&quot;,sans-serif;\"><span style=\"font-size:11.0pt;line-height:115%;\">Excellent verbal and written communication skills</span></span><br><br>&nbsp;</p>",
    "InternalQualificationsStr": "<p><strong>Experience Required:</strong></p><ul style=\"list-style-type:disc;padding-left:24px;\"><li>BS EE/physics with 5+ years industrial experience</li><li>Analog wafer level IC testing</li><li>Must have experience with probe card cleaning, maintenance and debug</li><li>Must have experience with ATE platform and wafer prober setup and operation&nbsp;</li><li>Must be able to assemble coherent and concise reports summarizing status and next steps</li><li>Must be able to effectively present findings to a cross-functional, collaborative team environment</li><li>Prefer experience with Galaxy or JMP data analysis tools.</li><li>Prefer Advantest 93K expertise including calibration, TL/ISO compliance and ESD compliance</li><li>Prefer expertise with Perl, VB, SQL and Perforce</li><li>Prefer UNIX/Linux experience</li></ul><p>&nbsp;</p><p><strong>Skills Required:</strong></p><ul style=\"list-style-type:disc;padding-left:24px;\"><li>Proficient interacting with design and application engineers</li><li>Strong debug and analytical skills</li><li>Self-motivated team player</li><li>Strong time and project management skills</li><li>Detail oriented with all aspects of technical work and vendor interactions</li></ul><p><span style=\"font-family:&quot;Calibri&quot;,sans-serif;\"><span style=\"font-size:11.0pt;line-height:115%;\">Excellent verbal and written communication skills</span></span><br><br>&nbsp;</p>",
    "OrganizationDescriptionStr": "<div style=\"\">\n Some of our benefits in&nbsp;<a href=\"https://www.nokia.com/careers/our-locations/united-states/\" target=\"_blank\" rel=\"nofollow\" style=\"\">US</a>:\n</div>\n<div style=\"\">\n <ul>\n  <li>Corporate Retirement Savings Plan</li>\n  <li>Health and dental benefits</li>\n  <li>Short-term disability, and long-term disability</li>\n  <li>Life insurance, and AD&amp;D – Company paid 2x base pay</li>\n  <li>Optional or Supplemental life and AD&amp;D insurance (Employee/Spouse/Child)</li>\n  <li>Paid time off for holidays and Vacation</li>\n  <li>Employee Stock Purchase Plan</li>\n  <li>Tuition Assistance Plan</li>\n  <li>Adoption assistance</li>\n  <li>Employee Assistance Program/Work Life Resource Program</li>\n </ul>\n</div>\n<div style=\"\">\n <br/>\n</div>\n<div style=\"\">\n The above benefits exclude students.\n</div>\n<div style=\"\">\n <br/>\n</div>\n<div style=\"\">\n <br/>\n</div>\n<div style=\"\">\n <b>Disclaimer for US/Canada</b>\n</div>\n<div style=\"\">\n <br/>\n</div>\n<div style=\"\">\n Nokia Maintains broad annual base salary ranges for its roles in order to account for variations in knowledge, skills, experience and market conditions, and with consideration to internal peer equity.&nbsp;Check the salary ranges in the job info section for this role.\n</div>\n<div style=\"\">\n <br/>\n</div>\n<div style=\"\">\n <b>All North America job posts will post for a minimum of 7 calendar days and up to 180 days or until candidate/s identified.</b>\n</div>",
    "primaryLocationCoordinates": [
      {
        "Latitude": "39.82844",
        "Longitude": "-98.57939",
        "CountryCode": "US",
        "GeographyId": 300000000480126,
        "GeographyNodeId": 100002145190048
      }
    ],
    "ExternalResponsibilitiesStr": "<p><strong>Responsibilities:</strong></p><ul style=\"list-style-type:disc;padding-left:24px;\"><li>Interface with external vendors for R&amp;D and production testing</li><li>Ensure and correlate test SW and HW to written Test Plan</li><li>Production yield tracking, milestone tracking, problem assessment/disposition and invoice tracking</li><li>Wafer level ATE platform support of production, yield analysis, failure Paretos and yield improvement</li><li>Production logistics including ASIC wafer tracking and travelers</li><li>Supporting engineering releases through pilot runs and production</li><li>Develop, debug and release production methods and procedures to improve efficiency and yield compliant to TL/ISO manufacturing standards<br>&nbsp;</li></ul>",
    "InternalResponsibilitiesStr": "<p><strong>Responsibilities:</strong></p><ul style=\"list-style-type:disc;padding-left:24px;\"><li>Interface with external vendors for R&amp;D and production testing</li><li>Ensure and correlate test SW and HW to written Test Plan</li><li>Production yield tracking, milestone tracking, problem assessment/disposition and invoice tracking</li><li>Wafer level ATE platform support of production, yield analysis, failure Paretos and yield improvement</li><li>Production logistics including ASIC wafer tracking and travelers</li><li>Supporting engineering releases through pilot runs and production</li><li>Develop, debug and release production methods and procedures to improve efficiency and yield compliant to TL/ISO manufacturing standards<br>&nbsp;</li></ul>",
    "InternationalTravelRequired": null
  },
  "list_job": {
    "Id": "33975",
    "Title": "Senior ATE Wafer Test Engineer",
    "JobType": null,
    "Distance": 1776211200000,
    "JobShift": null,
    "Language": "US",
    "WorkDays": null,
    "JobFamily": null,
    "Relevancy": 7,
    "WorkHours": null,
    "Department": null,
    "HotJobFlag": true,
    "PostedDate": "2026-04-15",
    "StudyLevel": null,
    "WorkerType": null,
    "GeographyId": 300000000480126,
    "JobFunction": null,
    "JobSchedule": null,
    "BusinessUnit": null,
    "ContractType": null,
    "ManagerLevel": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": null,
        "Region2": "California",
        "Region3": null,
        "Building": null,
        "Latitude": 37.4023,
        "Longitude": -122.00764,
        "LocationId": 300000764022944,
        "PostalCode": "94089-1005",
        "TownOrCity": "Sunnyvale",
        "AddressLine1": "1322 Bordeaux Drive",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "Infinera Bordeaux Dr"
      }
    ],
    "LegalEmployer": null,
    "MediaThumbURL": null,
    "WorkplaceType": "Hybrid",
    "BusinessUnitId": 300000006664259,
    "OrganizationId": 300000806569528,
    "PostingEndDate": null,
    "LegalEmployerId": 300001149319675,
    "PrimaryLocation": "United States",
    "WorkDurationYears": null,
    "WorkplaceTypeCode": "ORA_HYBRID",
    "BeFirstToApplyFlag": false,
    "WorkDurationMonths": null,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ShortDescriptionStr": "•\tNokia is seeking a Sr Analog Wafer Level ATE Test Engineer to support existing IC ATE development and production \n•\tThe position is within the Optical Modules Group (OMG) in Sunnyvale, CA\n",
    "requisitionFlexFields": [],
    "DomesticTravelRequired": null,
    "PrimaryLocationCountry": "US",
    "ExternalQualificationsStr": null,
    "ExternalResponsibilitiesStr": null,
    "InternationalTravelRequired": null
  },
  "detail_meta": {
    "url": "https://fa-evmr-saasfaprod1.fa.ocs.oraclecloud.com/hcmRestApi/resources/latest/recruitingCEJobRequisitionDetails?expand=all&onlyData=true&finder=ById;Id=%2233975%22,siteNumber=CX_1",
    "http_status": 200,
    "content_type": "application/json",
    "response_bytes": 13043
  },
  "detail_errors": []
}