RET/OPC Process Development Engineer

{
  "content_hash": "741e80897cd981a80b1c6b92fc6894f56f3df4bda3c389aced971f07ecae0d60",
  "source_hash": "bad6c8d6c6d4362065a350c395015873d1e136b3eb9084f4c8fbc6e5760ea94a",
  "last_changed_at": "2026-05-31T18:09:55.638Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "Dallas, TX, United States",
    "city": "Dallas",
    "region": "TX",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.8
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-06T11:13:24.444Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Dallas, TX, United States",
      "city": "Dallas",
      "region": "TX",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.8
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": null,
  "workplace_type": null,
  "salary_currency": null
}

{}

{
  "detail": {
    "Id": "25002021",
    "Title": "RET/OPC Process Development Engineer",
    "media": [],
    "skills": [],
    "JobType": null,
    "Category": "Engineering - Product Dev",
    "JobGrade": null,
    "JobLevel": null,
    "JobShift": null,
    "WorkDays": null,
    "WorkHours": null,
    "WorkYears": null,
    "Department": null,
    "HotJobFlag": false,
    "StudyLevel": "Master's Degree",
    "WorkMonths": null,
    "WorkerType": null,
    "GeographyId": 300000056282337,
    "JobFamilyId": 300000068853972,
    "JobFunction": "Design Engineering",
    "JobSchedule": null,
    "BusinessUnit": null,
    "ContractType": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": "Dallas",
        "Region2": "TX",
        "Region3": null,
        "Building": "EXD5",
        "Latitude": "32.91296",
        "Longitude": "-96.73579",
        "LocationId": 300000068944251,
        "PostalCode": "75243",
        "TownOrCity": "Dallas",
        "AddressLine1": "13121 Ti Blvd",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "Dallas > North Campus - DMOS V South"
      }
    ],
    "ContentLocale": "en",
    "HiringManager": null,
    "LegalEmployer": null,
    "RequisitionId": 300001673801936,
    "WorkplaceType": "",
    "BusinessUnitId": 300000002955206,
    "OrganizationId": 300001109677544,
    "GeographyNodeId": 300001538426019,
    "JobFunctionCode": "DESIGN",
    "LegalEmployerId": 300000061316156,
    "PrimaryLocation": "Dallas, TX, United States",
    "RequisitionType": "Experienced (Standard - Professional)",
    "NumberOfOpenings": null,
    "WorkplaceTypeCode": null,
    "BeFirstToApplyFlag": false,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ExternalContactName": null,
    "ShortDescriptionStr": "",
    "ExternalContactEmail": null,
    "ExternalPostedEndDate": null,
    "OtherRequisitionTitle": null,
    "requisitionFlexFields": [
      {
        "Value": "Yes",
        "Prompt": "ECL/GTC Required",
        "ControlType": "SingleChoiceList",
        "SequenceNumber": 18
      }
    ],
    "ApplyWhenNotPostedFlag": false,
    "DomesticTravelRequired": null,
    "ExternalDescriptionStr": "<p><span><strong>About Us:</strong></span></p><p><span>Texas Instruments is a leading innovator in advanced analog/mixed-signal devices. We are committed to pushing the boundaries of technology and delivering cutting-edge solutions to our global customers. Join our dynamic team and contribute to the next generation of 28nm/22nm node</span></p><p><span><strong>Job Description:</strong></span></p><p><span>We are seeking a highly skilled and motivated Design Retargeting Engineer to join our RET(Resolution Enhancement Team) in ATD.&nbsp;In this role, you will be responsible for translating customer design intent into manufacturable layouts by applying advanced retargeting techniques. You will work at the intersection of design and process, ensuring that physical layouts are optimized for yield, performance, and manufacturability across various technology nodes.</span></p><p><span><strong>Responsibilities:</strong></span></p><ul><li><span>Develop and implement design retargeting strategies to bridge the gap between design intent and process capabilities.</span></li><li><span>Collaborate with OPC, lithography, and process integration teams to ensure accurate pattern transfer and high-yield manufacturing.</span></li><li><span>Analyze and modify layout geometries to improve printability and process window robustness.</span></li><li><span>Work with EDA tools to automate retargeting flows and integrate them into the tape-out pipeline.</span></li><li><span>Support customer design enablement by providing feedback on layout constraints and manufacturability guidelines.</span></li><li><span>Perform data analysis using CD metrology, SEM review, and simulation results to refine retargeting rules.</span></li><li><span>Contribute to the development of design rules and patterning strategies for advanced nodes (e.g., 28nm, 22nm).</span></li><li><span>Mentor junior engineers and contribute to knowledge sharing within the team.</span></li></ul><p style=\"margin-left:.5in;\">&nbsp;</p>",
    "ObjectVerNumberProfile": null,
    "PrimaryLocationCountry": "US",
    "CorporateDescriptionStr": "<div>\n <div>\n  <b>Why TI?</b>\n </div>\n <div>\n  <ul>\n   <li>Engineer your future. We empower our employees to truly own their career and development. Come collaborate with some of the smartest people in the world to shape the future of electronics.</li>\n   <li>We're different by design. Diverse backgrounds and perspectives are what push innovation forward and what make TI stronger. We value each and every voice, and look forward to hearing yours.&nbsp;<a href=\"https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/pages/4012\" target=\"_blank\" rel=\"nofollow\">Meet the people of TI</a></li>\n   <li>Benefits that benefit you. We offer competitive pay and benefits designed to help you and your family live your best life. Your well-being is important to us.</li>\n  </ul>\n </div>\n <div>\n  <br>\n </div>\n <div>\n  <div></div>\n  <div>\n   <b>About Texas Instruments</b>\n  </div>\n  <div>\n   Texas Instruments Incorporated (Nasdaq: TXN) is a global semiconductor company that designs, manufactures and sells analog and embedded processing chips for markets such as industrial, automotive, data center, personal electronics and communications equipment. At our core, we have a passion to create a better world by making electronics more affordable through semiconductors. This passion is alive today as each generation of innovation builds upon the last to make our technology more reliable, more affordable and lower power, making it possible for semiconductors to go into electronics everywhere. Learn more&nbsp;at&nbsp;<a href=\"https://www.ti.com/\" target=\"_blank\" rel=\"nofollow\">TI.com</a>.\n  </div>\n  <div>\n   <br>\n  </div>\n  <div>\n   <div>\n    Texas Instruments is an equal opportunity employer and supports a diverse, inclusive work environment. All qualified applicants will receive consideration for employment without regard to race, color, religion, creed, disability, genetic information, national origin, gender, gender identity and expression, age, sexual orientation, marital status, veteran status, or any other characteristic protected by federal, state, or local laws.\n   </div>\n   <div>\n    <br>\n   </div>\n   <div>\n    If you are interested in this position, please apply to this requisition.\n   </div>\n  </div>\n </div>\n</div>\n<div>\n</div>",
    "ExternalPostedStartDate": "2026-05-15T14:07:31+00:00",
    "ExternalQualificationsStr": "<p><span><strong>Qualifications:</strong></span></p><ul><li><span>Master's in Electrical Engineering, Physics, Materials Science, or a related field.</span></li><li><span>5+ years of experience in design retargeting, OPC, or physical design in a semiconductor or EDA environment.</span></li><li><span>Strong understanding of optical lithography principles, RET (e.g., OPC, SRA, assist features), and mask technology.</span></li><li><span>Hands-on experience with industry-standard OPC software tools (e.g., Synopsis Sentaurus Lithography, Mentor Calibre, ASML Brion).</span></li><li><span>Proficiency in scripting </span>with any scripting languages</li><li><span>Familiarity with layout editing and verification tools (e.g., Calibre, Virtuoso, ICC2).</span></li><li><span>Understanding of lithography, patterning, and process integration challenges in advanced nodes.</span></li><li><span>Familiarity with 28nm/22nm process limitations and lithographic constraints.</span></li></ul><p><span><strong>Preferred Qualifications:</strong></span></p><ul><li>PhD <span>in Electrical Engineering, Physics, Materials Science, or a related field.</span></li><li><span>Experience with advanced technology nodes (e.g., </span>45nm, 28nm, 22nm, and 20nm ).</li><li><span>Solid knowledge of semiconductor device physics and fabrication processes.</span></li><li><span>Experience in analog layout interaction with lithography and OPC flows.</span></li><li><span>Experience with statistical data analysis and yield improvement methodologies.</span></li><li><span>Strong analytical and problem-solving skills.</span></li><li><span>Ability to work effectively in a cross-functional team environment.</span></li><li><span>Excellent problem-solving, analytical, and communication skills.</span></li><li><span>Knowledge of design rule checking (DRC) and layout versus schematic (LVS).</span></li><li><span>Knowledge of Design Technology Co-Optimization (DTCO)</span></li><li><span>Exposure to machine learning or data-driven approaches for layout optimization.</span></li></ul>",
    "InternalQualificationsStr": "<p><span><strong>Qualifications:</strong></span></p><ul><li><span>Master's in Electrical Engineering, Physics, Materials Science, or a related field.</span></li><li><span>5+ years of experience in design retargeting, OPC, or physical design in a semiconductor or EDA environment.</span></li><li><span>Strong understanding of optical lithography principles, RET (e.g., OPC, SRA, assist features), and mask technology.</span></li><li><span>Hands-on experience with industry-standard OPC software tools (e.g., Synopsis Sentaurus Lithography, Mentor Calibre, ASML Brion).</span></li><li><span>Proficiency in scripting </span>with any scripting languages</li><li><span>Familiarity with layout editing and verification tools (e.g., Calibre, Virtuoso, ICC2).</span></li><li><span>Understanding of lithography, patterning, and process integration challenges in advanced nodes.</span></li><li><span>Familiarity with 28nm/22nm process limitations and lithographic constraints.</span></li></ul><p><span><strong>Preferred Qualifications:</strong></span></p><ul><li>PhD <span>in Electrical Engineering, Physics, Materials Science, or a related field.</span></li><li><span>Experience with advanced technology nodes (e.g., </span>45nm, 28nm, 22nm, and 20nm ).</li><li><span>Solid knowledge of semiconductor device physics and fabrication processes.</span></li><li><span>Experience in analog layout interaction with lithography and OPC flows.</span></li><li><span>Experience with statistical data analysis and yield improvement methodologies.</span></li><li><span>Strong analytical and problem-solving skills.</span></li><li><span>Ability to work effectively in a cross-functional team environment.</span></li><li><span>Excellent problem-solving, analytical, and communication skills.</span></li><li><span>Knowledge of design rule checking (DRC) and layout versus schematic (LVS).</span></li><li><span>Knowledge of Design Technology Co-Optimization (DTCO)</span></li><li><span>Exposure to machine learning or data-driven approaches for layout optimization.</span></li></ul>",
    "OrganizationDescriptionStr": "TI does not make recruiting or hiring decisions based on citizenship, immigration status or national origin. However, if TI determines that information access or export control restrictions based upon applicable laws and regulations would prohibit you from working in this position without first obtaining an export license, TI expressly reserves the right not to seek such a license for you and either offer you a different position that does not require an export license or decline to move forward with your employment.",
    "primaryLocationCoordinates": [
      {
        "Latitude": "32.77822",
        "Longitude": "-96.79512",
        "CountryCode": "US",
        "GeographyId": 300000056282337,
        "GeographyNodeId": 300001538426019
      }
    ],
    "ExternalResponsibilitiesStr": "",
    "InternalResponsibilitiesStr": "",
    "InternationalTravelRequired": null
  },
  "list_job": {
    "Id": "25002021",
    "Title": "RET/OPC Process Development Engineer",
    "JobType": null,
    "Distance": 1778803200000,
    "JobShift": null,
    "Language": "US",
    "WorkDays": null,
    "JobFamily": null,
    "Relevancy": 2,
    "WorkHours": null,
    "Department": null,
    "HotJobFlag": false,
    "PostedDate": "2026-05-15",
    "StudyLevel": null,
    "WorkerType": null,
    "GeographyId": 300000056282337,
    "JobFunction": null,
    "JobSchedule": null,
    "BusinessUnit": null,
    "ContractType": null,
    "ManagerLevel": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": "Dallas",
        "Region2": "TX",
        "Region3": null,
        "Building": "EXD5",
        "Latitude": 32.91296,
        "Longitude": -96.73579,
        "LocationId": 300000068944251,
        "PostalCode": "75243",
        "TownOrCity": "Dallas",
        "AddressLine1": "13121 Ti Blvd",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "Dallas > North Campus - DMOS V South"
      }
    ],
    "LegalEmployer": null,
    "MediaThumbURL": "https://img.youtube.com/vi/6q_3FAFJEzE/hqdefault.jpg",
    "WorkplaceType": "",
    "BusinessUnitId": 300000002955206,
    "OrganizationId": 300001109677544,
    "PostingEndDate": null,
    "LegalEmployerId": 300000061316156,
    "PrimaryLocation": "Dallas, TX, United States",
    "WorkDurationYears": null,
    "WorkplaceTypeCode": null,
    "BeFirstToApplyFlag": false,
    "WorkDurationMonths": null,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ShortDescriptionStr": "",
    "requisitionFlexFields": [],
    "DomesticTravelRequired": null,
    "PrimaryLocationCountry": "US",
    "ExternalQualificationsStr": null,
    "ExternalResponsibilitiesStr": null,
    "InternationalTravelRequired": null
  },
  "detail_meta": {
    "url": "https://edbz.fa.us2.oraclecloud.com/hcmRestApi/resources/latest/recruitingCEJobRequisitionDetails?expand=all&onlyData=true&finder=ById;Id=%2225002021%22,siteNumber=CX",
    "http_status": 200,
    "content_type": "application/json",
    "response_bytes": 12224
  },
  "detail_errors": []
}