Senior ASIC Design Engineer – Processor Subsystem

Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place! E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems. We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life. We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the configuration, integration, and verification planning of Arm processor IP and associated subsystem components for satellite IoT connectivity ASICs. This role sits at the intersection of RTL design and functional verification, requiring a strong grasp of processor subsystem architecture and hands-on experience bringing together complex IP in a cohesive, validated design. We are looking for dedicated self-starters who thrive in a fast-paced environment, can take ownership of complex technical challenges, and drive them through to completion with minimal oversight. This is a full time, exempt position, based out of our Saratoga office.  The target base pay for this position is $150,000 - $220,000 annually.  The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience. We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed. E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role Why E-Space is right for you: As a member of our team, you will play a crucial role in driving our success.  Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals.  In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry. We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space: • An opportunity to really make a difference • Sustainability at our core • Fair and honest workplace • Innovative thinking is encouraged • Competitive salaries • Continuous learning and development • Health and wellness care options • Financial solutions for the future • Optional legal services (US only) • Paid holidays • Paid time off Key Responsibilities: · Configure and integrate Arm processor IP (e.g., Cortex-M series) and associated subsystem components including bus interconnects, memory controllers, and peripheral IP · Define and implement subsystem-level RTL integration, ensuring correct connectivity, clocking, and reset architecture across all subsystem components · Collaborate with SoC architects to translate subsystem requirements into a coherent RTL implementation · Work closely with the verification team to define and develop comprehensive testplans covering subsystem functionality, processor interfaces, and IP integration · Author and review design specifications and integration guides for the processor subsystem · Identify and resolve integration issues across IP boundaries, including protocol, clocking, and reset domain crossings · Support synthesis and timing closure for the processor subsystem in coordination with the physical design team · Participate in design reviews and contribute to continuous improvement of design and integration methodologies · Support bring-up and debug activities for the processor subsystem on post-silicon hardware Required Qualifications: · Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field · 7+ years of experience in ASIC/SoC design with a focus on processor subsystem integration · Strong proficiency in RTL design and integration using SystemVerilog or VHDL · Experience working with AMBA bus protocols (AHB, APB, AXI) in the context of subsystem integration · Demonstrated experience collaborating with verification teams on testplan definition and functional coverage · Familiarity with industry-standard EDA tools for RTL compile and simulation (e.g., Synopsys VCS, Cadence Xcelium, Mentor Questa) · Familiarity with synthesis flows and static timing analysis in the context of processor subsystems Preferred Qualifications: · Experience with Arm Corstone or similar processor subsystem reference designs, including hands-on configuration and integration of Arm processor IP (Cortex-M series or similar) · Knowledge of low-power design techniques and their application within processor subsystems · Familiarity with Arm tools such as Socrates, Configuration Wizard, or similar IP configuration tools · Experience with scripting languages (e.g., Python, Tcl, Perl) for design automation and EDA tool flows · Experience with UPF-based power-aware design flows · Background in satellite IoT, embedded communications, or similarly constrained application domains · Experience with post-silicon bring-up and debug of processor subsystems

{
  "content_hash": "922918347af4036cb894ff533079a9537dbd795b7bda9eeeafed1ca409caef9e",
  "source_hash": "2ad335d67a90fe1bf4a77eaf41bd827654bb2289b000eb881c3c4d65a02872fb",
  "last_changed_at": "2026-05-29T07:07:40.070Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "Saratoga, CA",
    "city": "Saratoga",
    "region": "CA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.9
  },
  "salary_max": 220000,
  "salary_min": 150000,
  "inferred_at": "2026-06-06T19:12:13.697Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Saratoga, CA",
      "city": "Saratoga",
      "region": "CA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.9
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "year",
  "workplace_type": "on_site",
  "salary_currency": "USD"
}

{}

{
  "lists": [
    {
      "text": "Key Responsibilities:",
      "content": "<p>· Configure and integrate Arm processor IP (e.g., Cortex-M series) and associated subsystem components including bus interconnects, memory controllers, and peripheral IP</p>\n<p>· Define and implement subsystem-level RTL integration, ensuring correct connectivity, clocking, and reset architecture across all subsystem components</p>\n<p>· Collaborate with SoC architects to translate subsystem requirements into a coherent RTL implementation</p>\n<p>· Work closely with the verification team to define and develop comprehensive testplans covering subsystem functionality, processor interfaces, and IP integration</p>\n<p>· Author and review design specifications and integration guides for the processor subsystem</p>\n<p>· Identify and resolve integration issues across IP boundaries, including protocol, clocking, and reset domain crossings</p>\n<p>· Support synthesis and timing closure for the processor subsystem in coordination with the physical design team</p>\n<p>· Participate in design reviews and contribute to continuous improvement of design and integration methodologies</p>\n<p>· Support bring-up and debug activities for the processor subsystem on post-silicon hardware</p>"
    },
    {
      "text": "Required Qualifications:",
      "content": "<p>· Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field</p>\n<p>· 7+ years of experience in ASIC/SoC design with a focus on processor subsystem integration</p>\n<p>· Strong proficiency in RTL design and integration using SystemVerilog or VHDL</p>\n<p>· Experience working with AMBA bus protocols (AHB, APB, AXI) in the context of subsystem integration</p>\n<p>· Demonstrated experience collaborating with verification teams on testplan definition and functional coverage</p>\n<p>· Familiarity with industry-standard EDA tools for RTL compile and simulation (e.g., Synopsys VCS, Cadence Xcelium, Mentor Questa)</p>\n<p>· Familiarity with synthesis flows and static timing analysis in the context of processor subsystems</p>"
    },
    {
      "text": "Preferred Qualifications:",
      "content": "<p>· Experience with Arm Corstone or similar processor subsystem reference designs, including hands-on configuration and integration of Arm processor IP (Cortex-M series or similar)</p>\n<p>· Knowledge of low-power design techniques and their application within processor subsystems</p>\n<p>· Familiarity with Arm tools such as Socrates, Configuration Wizard, or similar IP configuration tools</p>\n<p>· Experience with scripting languages (e.g., Python, Tcl, Perl) for design automation and EDA tool flows</p>\n<p>· Experience with UPF-based power-aware design flows</p>\n<p>· Background in satellite IoT, embedded communications, or similarly constrained application domains</p>\n<p>· Experience with post-silicon bring-up and debug of processor subsystems</p>"
    }
  ],
  "country": "US",
  "createdAt": 1778258405777,
  "updatedAt": null,
  "categories": {
    "team": "Engineering & Operations",
    "location": "Saratoga, CA",
    "commitment": "Full-Time",
    "department": "E-Space US",
    "allLocations": [
      "Saratoga, CA"
    ]
  },
  "salaryRange": null,
  "workplaceType": "onsite"
}