Senior Digital Design Engineer (AI Fabric)

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com . Overview Join our team as Senior Digital Design Engineer to contribute to the design and implementation of next-generation digital designs for high-performance connectivity solutions. You'll work on complex blocks from micro-architecture through silicon bring-up, collaborating with verification, PD, and DFT teams to deliver high-performance products in a fast-paced, collaborative environment. Key Responsibilities Own the RTL implementation of complex digital designs from micro-architecture through sign-off. Collaborate with verification teams to review test plans and debug issues. Support efforts to achieve timing closure and implement Design-for-Test (DFT) features. Scripting and automation for ASIC methodology improvement. Accountable for quality and overall design success with the support of senior engineers. Required Qualifications Education & Experience: Bachelor’s degree in electrical engineering or equivalent 3-8 years of experience developing SoC/silicon products in Server, Storage, and/or Networking markets Digital Design Expertise: Expertise in RTL coding with SystemVerilog and synthesis with Synopsys or Cadence. Track record of delivering high quality digital designs from definition to production. Experience with functional and formal verification at block and chip level. Understanding of clocking, CDC and RDC Experience with CMOS nodes (≤7nm) Protocols & Integration: Familiarity with high-speed protocols—PCIe, Ethernet, DDR, or similar Experience with IP development and integration Tools & Methodologies: Proven SystemVerilog and Python expertise in a production environment Familiarity with Synopsys and/or Cadence digital design flows Basic understanding of UVM-based verification methodologies Professional Attributes: Strong eagerness to learn and grow with the ability to balance multiple priorities in a dynamic environment Good communication and collaboration skills; comfortable working cross-functionally with global teams Self-directed learner who adapts quickly to changing requirements Customer-focused mindset with the ability to prioritize and work independently to deliver high quality designs. Preferred Qualifications Experience with embedded firmware development or standard embedded processor subsystems (RISC-V, Arm, etc.) is a plus Familiarity with design methodology, CAD automation, or design infrastructure that have improved team productivity or design quality is a plus Base salary range is $160,000 USD-$195,000 USD, and will be determined based on the candidate's capabilities and employees in similar positions. We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

{
  "content_hash": "dc255074cac60ce2e932dc992483bd827e2024142d68be314b725c9c32e1276b",
  "source_hash": "5ccea462b30d680d0adcce95703ff56db5fd6e1219399e6ac8d107f0957e2c70",
  "last_changed_at": "2026-06-06T07:35:38.727Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "San Jose, CA",
    "city": "San Jose",
    "region": "CA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.9
  },
  "salary_max": 195000,
  "salary_min": 160000,
  "inferred_at": "2026-06-06T07:35:38.694Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "San Jose, CA",
      "city": "San Jose",
      "region": "CA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.9
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "year",
  "workplace_type": null,
  "salary_currency": "USD"
}

{}

{
  "title": "Senior Digital Design Engineer (AI Fabric)",
  "offices": [
    {
      "id": 4000118005,
      "name": "San Jose",
      "location": "San Jose, United States",
      "child_ids": [],
      "parent_id": 4019546005
    }
  ],
  "language": "en",
  "location": {
    "name": "San Jose, CA"
  },
  "metadata": [
    {
      "id": 12122734005,
      "name": "Country",
      "value": null,
      "value_type": "single_select"
    },
    {
      "id": 12122790005,
      "name": "City",
      "value": null,
      "value_type": "single_select"
    },
    {
      "id": 7826080005,
      "name": "Job Family/Domain",
      "value": "Digital Design",
      "value_type": "single_select"
    },
    {
      "id": 7826085005,
      "name": "Role Type",
      "value": "Experienced",
      "value_type": "single_select"
    }
  ],
  "updated_at": "2026-06-05T13:07:16-04:00",
  "departments": [
    {
      "id": 4025527005,
      "name": "ASIC Engineering",
      "child_ids": [],
      "parent_id": 4000196005
    }
  ],
  "company_name": "Astera Labs",
  "requisition_id": 4411892005,
  "first_published": "2025-12-30T17:30:44-05:00",
  "application_deadline": null
}