NPU Architect

{
  "content_hash": "7f3a7c227eefbd933c401eda675fd77bc7f6851d2c4de86a4e0c6dfbd06fc44b",
  "source_hash": "d888f7e0b40e41e1e78cc146cd7c60069acb8b66988a19b42ce1eaedf47f4326",
  "last_changed_at": "2026-05-30T05:50:36.985Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "Dresden, DE (primary site)",
    "city": "Dresden",
    "region": "DE",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.9
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-06T07:50:23.449Z",
  "launch_scope": {
    "reason": "personio_production_catalog",
    "included": true,
    "location": {
      "raw": "Dresden, DE (primary site)",
      "city": "Dresden",
      "region": "DE",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.9
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": null,
  "workplace_type": null,
  "salary_currency": null
}

{}

{
  "id": "2385356",
  "name": "NPU Architect",
  "office": "Dresden, DE (primary site)",
  "keywords": [],
  "schedule": "full-time",
  "createdAt": "2025-10-14T13:49:51+00:00",
  "seniority": "experienced",
  "department": "Chip Design",
  "occupation": "electrical_and_electronics_engineering",
  "subcompany": null,
  "employmentType": "permanent",
  "jobDescriptions": [
    {
      "name": "About the Role",
      "value": "In this role you'll be responsible to design the next iteration of SEMRON's 3D in-memory compute chip. You will collaborate with a team of hardware, compiler and ML engineers to optimise all aspects of executing ML workloads based on our capacitive analog in-memory matrix-vector multiplication units."
    },
    {
      "name": "What you will do:",
      "value": "<ul><li>Design and specify the structure and internal organisation of core architecture modules, aligned with workload requirements and software deployment processes.</li><li>Partner with the software team to evaluate module performance and efficiency for key workloads, uncover performance constraints, and inform architectural choices.</li><li>Monitor emerging trends and research in AI workloads, hardware architectures, and applications to guide the evolution of next-generation architectures.</li></ul>"
    },
    {
      "name": "What you should bring in:",
      "value": "<ul><li>BS/MS/PhD in EE, CS, or a related field</li><li>Understanding in computer architecture, digital design, and micro-architecture concepts</li><li>Familiarity with AI/ML algorithms, frameworks, and workloads</li><li>Programming experience in C/C++ and Python</li></ul>"
    },
    {
      "name": "Helpful but not required:",
      "value": "<ul><li>Hands-On Experience with ML Hardware Exploration Frameworks like Timeloop, ZigZag, etc.</li><li>Hands-On Experience with HDLs such as Verilog or System Verilog</li></ul>"
    }
  ],
  "occupationCategory": "engineering",
  "recruitingCategory": null
}