Home › Companies › Astrolab › Staff FPGA Engineer
Staff FPGA Engineer
Astrolab · Hawthorne, California, Hawthorne, CA · On Site · Active · $170,000–$226,000 / year · Pinpoint
Job facts
| Field | Value |
|---|---|
| Company | Astrolab |
| Title | Staff FPGA Engineer |
| Normalized title | - |
| Department / team | Avionics |
| Location | Hawthorne, CA, United States |
| Work model | On Site |
| Employment type | Full Time |
| Salary | $170,000–$226,000 / year |
| Status | active |
| ATS provider | Pinpoint |
| Posted / first seen | — / 2026-05-31 |
| Changed / last seen | 2026-05-31 / 2026-06-06 |
Related slices
| Page | What it contains | Open |
|---|---|---|
| Company jobs | Active postings from Astrolab. | Open |
| Company breakdowns | Role, location, ATS, and work model facets for this company. | Open |
| ATS provider jobs | Active postings observed through Pinpoint. | Open |
| Provider filtered search | The same provider as a filtered job collection. | Open |
| City jobs | Active postings in Hawthorne. | Open |
| Department jobs | Active postings in Avionics. | Open |
| Work model jobs | Active On Site postings. | Open |
| Lifecycle events | Open, update, close, and reopen events for this posting. | Open |
| Original posting | Canonical source or apply URL captured from the ATS. | Open |
Linked records
| Company | Astrolab |
| Source | 79cbb30c-0051-49e6-9194-94bbe06b977d |
| ATS provider | Pinpoint |
Description
Venturi Astrolab, Inc. (Astrolab) is pioneering new ways to explore and operate on distant planetary bodies. We are focused on designing, building, and operating a fleet of multi-purpose commercial planetary rovers to extend and enhance humanity’s presence in the solar system. We are seeking motivated, creative, and exceptional people to join our team.
The Avionics team is responsible for all aspects of the electrical systems and hardware on Astrolab’s electric rover vehicles and ground support equipment. We work collaboratively across engineering disciplines to deliver reliable, high-performance electronics that directly support flight and mission operations.
The Staff FPGA Engineer will lead the architecture, development, and verification of avionics FPGA RTL designs for Astrolab rovers. This role owns FPGA design from initial concept and requirements definition through verification, integration, and flight readiness. The ideal candidate has 10+ years of experience in FPGA development including RTL design, simulation, analysis, verification, and hardware testing in complex, high reliability systems.
This position will report to the Director of Avionics Engineering and will be based in our Hawthorne, CA office.
Own FPGA RTL development from clean sheet architecture through qualification and flight Define FPGA logical architecture and requirements in collaboration with cross-functional engineering teams, including HW and embedded software interfaces Develop FPGA RTL for Microsemi, Xilinx, or similar devices using SystemVerilog or VHDL Perform comprehensive design verification, including simulations, test benches, timing closure, resource analysis, and hardware validation Lead design reviews, ensure requirement traceability, and create clear documentation for FPGA operation and integration with other software and FPGA systems Develop and execute test campaigns ranging from unit-level validation to system-level integration and testing Support integration, bring up, and troubleshooting during system-level and flight test activities
Bachelor of Science degree in Computer Engineering, Electrical Engineering, or equivalent 10+ years of experience in FPGA RTL architecture, development, verification, deployment, and lifecycle support Strong proficiency in SystemVerilog or VHDL Proficiency in at least one scripting language such as TCL, shell, or Python Experience with advanced verification methodologies, timing analysis, and stability analysis Ability to read and interpret PCB schematics and understand hardware level constraints Familiarity with embedded software integration and HW/SW boundary definition Proficiency with AXI protocols, including AXI4 family Knowledge of common bus interfaces such as SPI, I2C, UART, and similar standards Demonstrated success operating with ownership in fast paced, collaborative environments Additional Responsibilities Design and support FPGA systems intended for space environments, including consideration of radiation impacts, mitigation strategies, and long duration reliability Must be able to lift up to 50 lbs as required for hardware bring up and lab activities
Join a team of best-in-class engineers building the foundation of planetary surface exploration Equity ownership in the company Comprehensive health benefits, including medical, dental, vision, and mental health support 401(k) plan with company match Flexible PTO and parental leave Home office set up reimbursement Fully flexible and remote friendly work environment Weekly lunch stipend, plus complimentary snacks and beverages on-site Once a month social hour on-site with food and drinks
Full job record
| Job ID | 5decd885b71f0ffddf761caa94b018e3e6a4725e |
| Org ID | 55f9f511-162b-4c3b-a31b-845037552aab |
| Source ID | 79cbb30c-0051-49e6-9194-94bbe06b977d |
| Board ID | 79cbb30c-0051-49e6-9194-94bbe06b977d |
| Provider | pinpoint |
| Provider Job Key | 466908 |
| Title | Staff FPGA Engineer |
| Normalized Title | — |
| Status | active |
| Active | yes |
| Location Text | Hawthorne, California, Hawthorne, CA |
| Department | Avionics |
| Team | — |
| Employment Type | full_time |
| Workplace Type | on_site |
| Remote Policy | — |
| Country | United States |
| Region | CA |
| City | Hawthorne |
| Salary Raw | $170,000 - $226,000 / year |
| Salary Min | 170,000 |
| Salary Max | 226,000 |
| Salary Currency | USD |
| Salary Period | year |
| Source URL | https://astrolab.pinpointhq.com/en/postings/2188f44d-b285-41e9-b541-b452bb3d54ef |
| Apply URL | https://astrolab.pinpointhq.com/en/postings/2188f44d-b285-41e9-b541-b452bb3d54ef |
| First Seen At | 2026-05-31 17:46:08Z |
| Last Seen At | 2026-06-06 10:52:14Z |
| Last Checked At | 2026-06-06 10:52:14Z |
| Last Changed At | 2026-05-31 17:46:08Z |
| Inactive At | — |
| Source Posted At | — |
| Source Updated At | — |
| Raw Payload Uri | s3://job-postings-prod-raw-590183727216/raw/provider=pinpoint/board=astrolab/date=2026-06-06/2026-06-06T10-52-13-428Z-39071ea0baf71351bbbfe0a77eac3ce32ecf017d17f9cb1459e1609c77595d90.json |
Event Fields
{
"content_hash": "297f9e259ad57b9ea498ef4bddfe3b4b73a9e6843f728c53bdf9512df73fcb8b",
"source_hash": "24f3f06f48cc37ffd4aa47302fddaa25aef23b4b94d67f90c6be72f7211c3746",
"last_changed_at": "2026-05-31T17:46:08.101Z",
"active_status": "active"
}Parsed Structured
{
"language": "en",
"location": {
"raw": "Hawthorne, California, Hawthorne, CA",
"city": "Hawthorne",
"region": "CA",
"country": "United States",
"is_remote": false,
"confidence": 0.9
},
"salary_max": 226000,
"salary_min": 170000,
"inferred_at": "2026-06-06T10:52:14.349Z",
"launch_scope": {
"reason": "english_us_canada",
"included": true,
"language": "en",
"location": {
"raw": "Hawthorne, California, Hawthorne, CA",
"city": "Hawthorne",
"region": "CA",
"country": "United States",
"is_remote": false,
"confidence": 0.9
},
"countries": [
"United States"
]
},
"remote_policy": null,
"salary_period": "year",
"workplace_type": "on_site",
"salary_currency": "USD"
}Extensions
{}Native Structured
{
"id": "466908",
"job": {
"id": "476538",
"division": null,
"department": {
"id": "25601",
"name": "Avionics"
},
"requisition_id": "R0268",
"structure_custom_group_one": null
},
"url": "https://astrolab.pinpointhq.com/en/postings/2188f44d-b285-41e9-b541-b452bb3d54ef",
"path": "/en/postings/2188f44d-b285-41e9-b541-b452bb3d54ef",
"title": "Staff FPGA Engineer",
"benefits": "<ul><li><!--block-->Join a team of best-in-class engineers building the foundation of planetary surface exploration</li><li><!--block-->Equity ownership in the company</li><li><!--block-->Comprehensive health benefits, including medical, dental, vision, and mental health support</li><li><!--block-->401(k) plan with company match</li><li><!--block-->Flexible PTO and parental leave</li><li><!--block-->Home office set up reimbursement</li><li><!--block-->Fully flexible and remote friendly work environment</li><li><!--block-->Weekly lunch stipend, plus complimentary snacks and beverages on-site</li><li><!--block-->Once a month social hour on-site with food and drinks</li></ul>",
"location": {
"id": "11974",
"city": "Hawthorne",
"name": "Hawthorne, California",
"province": "CA",
"postal_code": "90250"
},
"deadline_at": null,
"description": "<div><!--block-->Venturi Astrolab, Inc. (Astrolab) is pioneering new ways to explore and operate on distant planetary bodies. We are focused on designing, building, and operating a fleet of multi-purpose commercial planetary rovers to extend and enhance humanity’s presence in the solar system. We are seeking motivated, creative, and exceptional people to join our team. <br><br></div><div><!--block-->The Avionics team is responsible for all aspects of the electrical systems and hardware on Astrolab’s electric rover vehicles and ground support equipment. We work collaboratively across engineering disciplines to deliver reliable, high-performance electronics that directly support flight and mission operations. <br><br></div><div><!--block-->The Staff FPGA Engineer will lead the architecture, development, and verification of avionics FPGA RTL designs for Astrolab rovers. This role owns FPGA design from initial concept and requirements definition through verification, integration, and flight readiness. The ideal candidate has 10+ years of experience in FPGA development including RTL design, simulation, analysis, verification, and hardware testing in complex, high reliability systems. <br><br></div><div><!--block-->This position will report to the Director of Avionics Engineering and will be based in our Hawthorne, CA office. </div>",
"compensation": "$170,000 - $226,000 / year",
"reporting_to": "Jake Peery",
"workplace_type": "onsite",
"benefits_header": "What We Offer: ",
"employment_type": "full_time",
"workplace_type_text": "Onsite",
"compensation_maximum": 226000,
"compensation_minimum": 170000,
"compensation_visible": true,
"employment_type_text": "Full Time",
"key_responsibilities": "<ul><li><!--block-->Own FPGA RTL development from clean sheet architecture through qualification and flight </li><li><!--block-->Define FPGA logical architecture and requirements in collaboration with cross-functional engineering teams, including HW and embedded software interfaces </li><li><!--block-->Develop FPGA RTL for Microsemi, Xilinx, or similar devices using SystemVerilog or VHDL </li><li><!--block-->Perform comprehensive design verification, including simulations, test benches, timing closure, resource analysis, and hardware validation </li><li><!--block-->Lead design reviews, ensure requirement traceability, and create clear documentation for FPGA operation and integration with other software and FPGA systems </li><li><!--block-->Develop and execute test campaigns ranging from unit-level validation to system-level integration and testing </li><li><!--block-->Support integration, bring up, and troubleshooting during system-level and flight test activities </li></ul>",
"compensation_currency": "USD",
"compensation_frequency": "year",
"skills_knowledge_expertise": "<ul><li><!--block-->Bachelor of Science degree in Computer Engineering, Electrical Engineering, or equivalent </li><li><!--block-->10+ years of experience in FPGA RTL architecture, development, verification, deployment, and lifecycle support </li><li><!--block-->Strong proficiency in SystemVerilog or VHDL </li><li><!--block-->Proficiency in at least one scripting language such as TCL, shell, or Python </li><li><!--block-->Experience with advanced verification methodologies, timing analysis, and stability analysis </li><li><!--block-->Ability to read and interpret PCB schematics and understand hardware level constraints </li><li><!--block-->Familiarity with embedded software integration and HW/SW boundary definition </li><li><!--block-->Proficiency with AXI protocols, including AXI4 family </li><li><!--block-->Knowledge of common bus interfaces such as SPI, I2C, UART, and similar standards </li><li><!--block-->Demonstrated success operating with ownership in fast paced, collaborative environments </li></ul><div><!--block--><strong>Additional Responsibilities</strong> </div><ul><li><!--block-->Design and support FPGA systems intended for space environments, including consideration of radiation impacts, mitigation strategies, and long duration reliability</li><li><!--block-->Must be able to lift up to 50 lbs as required for hardware bring up and lab activities</li></ul>",
"key_responsibilities_header": "What you'll do:",
"skills_knowledge_expertise_header": "What you'll bring:"
}Get this page with API
Rendered from the bluedoor Job Postings API. Reproduce it:
GET https://api.bluedoor.sh/job-postings/v1/jobs/5decd885b71f0ffddf761caa94b018e3e6a4725e?include=descriptionJSONGET https://api.bluedoor.sh/job-postings/v1/orgs/55f9f511-162b-4c3b-a31b-845037552aabJSONGET https://api.bluedoor.sh/job-postings/v1/sources/79cbb30c-0051-49e6-9194-94bbe06b977dJSONGET https://api.bluedoor.sh/job-postings/v1/jobs/5decd885b71f0ffddf761caa94b018e3e6a4725e/eventsJSON