bluedoor data·Job Postings API·bluedoor.sh ↗

HomeCompaniesFa Evmr Saasfaprod1 Fa Ocs Oraclecloud Com CX 1High-Speed Package Design Engineer

High-Speed Package Design Engineer

Fa Evmr Saasfaprod1 Fa Ocs Oraclecloud Com CX 1 · United States; 600 Mountain Ave - Bldg 02, Murray Hill, New Jersey, US · On Site · Active · Oracle Recruiting Cloud / Fusion HCM

Job facts

FieldValue
CompanyFa Evmr Saasfaprod1 Fa Ocs Oraclecloud Com CX 1
TitleHigh-Speed Package Design Engineer
Normalized title-
Department / teamPure Research
LocationUnited States
Work modelOn Site
Employment typeFull Time
Salary-
Statusactive
ATS providerOracle Recruiting Cloud / Fusion HCM
Posted / first seen2026-04-09 / 2026-05-31
Changed / last seen2026-06-18 / 2026-06-20

Related slices

PageWhat it containsOpen
Company jobsActive postings from Fa Evmr Saasfaprod1 Fa Ocs Oraclecloud Com CX 1.Open
Company breakdownsRole, location, ATS, and work model facets for this company.Open
ATS provider jobsActive postings observed through Oracle Recruiting Cloud / Fusion HCM.Open
Provider filtered searchThe same provider as a filtered job collection.Open
Department jobsActive postings in Pure Research.Open
Work model jobsActive On Site postings.Open
Lifecycle eventsOpen, update, close, and reopen events for this posting.Open
Original postingCanonical source or apply URL captured from the ATS.Open

Linked records

CompanyFa Evmr Saasfaprod1 Fa Ocs Oraclecloud Com CX 1
Sourcedbfc4c22-73ba-4fc5-9705-234e3e914c7c
ATS providerOracle Recruiting Cloud / Fusion HCM

Description

Description Nokia Bell Labs is seeking a High-Speed Package Design Engineer to drive the design, simulation, and validation of advanced IC packages for high-performance RF, photonics, and mixed-signal systems. This role focuses on end-to-end package design ownership, including architecture definition, SI/PI analysis, electromagnetic modeling, and measurement correlation, while working closely with silicon, PCB, and system integration teams. The successful candidate will also contribute to package design enablement through ADKs and reusable libraries, in close collaboration with leading EDA vendors. Package and system design leadership is the primary emphasis of this role. This position is suitable for senior-level engineers who are comfortable taking ownership of complex package designs while influencing broader design flows and infrastructure. Responsibilities Lead the design and development of high-speed IC packages, including SiP, FC-BGA, and advanced heterogeneous integration solutions Define package architectures, stack-ups, routing strategies, and interconnect to meet SI/PI and RF requirements Perform 3D EM simulation and SI/PI analysis of package transitions, passive components, and die-to-package interfaces Co-optimize die, package, and PCB designs in collaboration with silicon, board, and system integration teams Correlate simulation results with laboratory measurements (e.g., VNA, TDR/TDT, high-speed oscilloscope) Contribute to the definition and evolution of package ADKs, reusable libraries, technology files, and verification flows, working in partnership with EDA vendors Provide technical input and design validation for vendor-supported automation and enablement efforts Support continuous improvement of package design methodologies and best practices across projects Qualifications Required Qualifications MS or PhD in Electrical Engineering, Applied Physics, or equivalent relevant industry experience 5+ years of hands-on experience in IC package design for high-speed, RF, or mixed-signal applications Strong fundamentals in electromagnetics, signal integrity, and power integrity Experience with 3D EM and package design tools (e.g., HFSS, CST, ADS, Allegro X APD, Xpedition, or equivalent) Ability to work independently and collaboratively in a cross-functional, research-driven environment Preferred Qualifications Experience with advanced packaging technologies (chiplets, 2.5D/3D integration, interposers) Familiarity with ADKs, PDKs, or design enablement concepts, including collaboration with EDA vendors Working knowledge of Python and/or Tcl for design automation, simulation support, or data analysis PCB design and technology (e.g., Altium or equivalent)

Full job record

Job ID5ccce9a5fa87d280c34f6d4a21477635f7198e0c
Org ID0229f528-a584-4e4f-9943-249cfaac294e
Source IDdbfc4c22-73ba-4fc5-9705-234e3e914c7c
Board IDdbfc4c22-73ba-4fc5-9705-234e3e914c7c
Provideroracle_hcm
Provider Job Key34144
TitleHigh-Speed Package Design Engineer
Normalized Title
Statusactive
Activeyes
Location TextUnited States; 600 Mountain Ave - Bldg 02, Murray Hill, New Jersey, US
DepartmentPure Research
Team
Employment Typefull_time
Workplace Typeon_site
Remote Policy
CountryUnited States
Region
City
Salary RawDescription Nokia Bell Labs is seeking a High-Speed Package Design Engineer to drive the design, simulation, and validation of advanced IC packages for high-performance RF, photonics, and mixed-signal systems. This role focuses on end-to-end package design ownership, including architecture definition, SI/PI analysis, electromagnetic modeling, and measurement correlation, while working closely with silicon, PCB, and system integration teams. The successful candidate will also contribute to package design enablement through ADKs and reusable libraries, in close collaboration with leading EDA vendors. Package and system design leadership is the primary emphasis of this role. This position is suitable for senior-level engineers who are comfortable taking ownership of complex package designs while influencing broader design flows and infrastructure. Responsibilities Lead the design and development of high-speed IC packages, including SiP, FC-BGA, and advanced heterogeneous integration solutions Define package architectures, stack-ups, routing strategies, and interconnect to meet SI/PI and RF requirements Perform 3D EM simulation and SI/PI analysis of package transitions, passive components, and die-to-package interfaces Co-optimize die, package, and PCB designs in collaboration with silicon, board, and system integration teams Correlate simulation results with laboratory measurements (e.g., VNA, TDR/TDT, high-speed oscilloscope) Contribute to the definition and evolution of package ADKs, reusable libraries, technology files, and verification flows, working in partnership with EDA vendors Provide technical input and design validation for vendor-supported automation and enablement efforts Support continuous improvement of package design methodologies and best practices across projects Qualifications Required Qualifications MS or PhD in Electrical Engineering, Applied Physics, or equivalent relevant industry experience 5+ years of hands-on experience in IC package design for high-speed, RF, or mixed-signal applications Strong fundamentals in electromagnetics, signal integrity, and power integrity Experience with 3D EM and package design tools (e.g., HFSS, CST, ADS, Allegro X APD, Xpedition, or equivalent) Ability to work independently and collaboratively in a cross-functional, research-driven environment Preferred Qualifications Experience with advanced packaging technologies (chiplets, 2.5D/3D integration, interposers) Familiarity with ADKs, PDKs, or design enablement concepts, including collaboration with EDA vendors Working knowledge of Python and/or Tcl for design automation, simulation support, or data analysis PCB design and technology (e.g., Altium or equivalent)
Salary Min
Salary Max
Salary Currency
Salary Period
Source URLhttps://fa-evmr-saasfaprod1.fa.ocs.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/34144
Apply URLhttps://fa-evmr-saasfaprod1.fa.ocs.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/34144
First Seen At2026-05-31 18:14:26Z
Last Seen At2026-06-20 12:43:54Z
Last Checked At2026-06-20 12:43:54Z
Last Changed At2026-06-18 11:40:18Z
Inactive At
Source Posted At2026-04-09 14:55:15Z
Source Updated At
Raw Payload Uris3://job-postings-prod-raw-590183727216/raw/provider=oracle_hcm/board=fa-evmr-saasfaprod1.fa.ocs.oraclecloud.com|CX_1/date=2026-06-20/2026-06-20T12-42-48-078Z-f94b2f8ba8bd1de34082c5b357c79feaf4a6251695e8e887aa3ac82d7e6d8ff4.json
Event Fields
{
  "content_hash": "e884ef3075f2b3ca38dd0b44bd0d72a78b18ef82ede48a7ab3d98ea3b6f8d20a",
  "source_hash": "c15494f9e07880e9fccace73b671326ce57797c7646d2f9654b2ad39b1243ad4",
  "last_changed_at": "2026-06-18T11:40:18.469Z",
  "active_status": "active"
}
Parsed Structured
{
  "dedupe": null,
  "language": "en",
  "location": {
    "raw": "United States",
    "city": null,
    "region": null,
    "country": "United States",
    "is_remote": false,
    "confidence": 0.8
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-20T12:43:54.698Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "United States",
      "city": null,
      "region": null,
      "country": "United States",
      "is_remote": false,
      "confidence": 0.8
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": null,
  "workplace_type": "on_site",
  "salary_currency": null
}
Extensions
{}
Native Structured
{
  "detail": {
    "Id": "34144",
    "Title": "High-Speed Package Design Engineer",
    "media": [],
    "skills": [],
    "JobType": "Experienced",
    "Category": "Pure Research",
    "JobGrade": null,
    "JobLevel": null,
    "JobShift": null,
    "WorkDays": null,
    "WorkHours": null,
    "WorkYears": null,
    "Department": null,
    "HotJobFlag": true,
    "StudyLevel": "Doctor’s degree (e.g PhD)",
    "WorkMonths": null,
    "WorkerType": null,
    "GeographyId": 300000000480126,
    "JobFamilyId": 300000009357815,
    "JobFunction": "Research & Innovation",
    "JobSchedule": "Full time",
    "BusinessUnit": null,
    "ContractType": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": null,
        "Region2": "New Jersey",
        "Region3": null,
        "Building": null,
        "Latitude": "40.6977",
        "Longitude": "-74.40182",
        "LocationId": 300000011381593,
        "PostalCode": "07974-0636",
        "TownOrCity": "Murray Hill",
        "AddressLine1": "600-700 Mountain Avenue",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "600 Mountain Ave - Bldg 02"
      }
    ],
    "ContentLocale": "en",
    "HiringManager": null,
    "LegalEmployer": null,
    "RequisitionId": 300001833922527,
    "WorkplaceType": "Onsite",
    "BusinessUnitId": 300001340677611,
    "OrganizationId": 300001345021046,
    "GeographyNodeId": 100002145190048,
    "JobFunctionCode": "RIN",
    "LegalEmployerId": 300000006365816,
    "PrimaryLocation": "United States",
    "RequisitionType": "Standard (Internal & External)",
    "NumberOfOpenings": null,
    "WorkplaceTypeCode": "ORA_ON_SITE",
    "BeFirstToApplyFlag": false,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ExternalContactName": null,
    "ShortDescriptionStr": "At Nokia Bell Labs, we invent the future of communications. Our research and development teams create technologies that power next-generation wireless, optical, and system-level platforms. We are seeking highly motivated engineers to contribute to advanced hardware innovation at the intersection of silicon, packaging, and systems.",
    "ExternalContactEmail": null,
    "ExternalPostedEndDate": null,
    "OtherRequisitionTitle": null,
    "requisitionFlexFields": [
      {
        "Value": "No",
        "Prompt": "Will NSA/CAPS approval be required? (E.g., accessing a US Customer Network?)",
        "ControlType": "SingleChoiceList",
        "SequenceNumber": 5
      },
      {
        "Value": "Individual contributor",
        "Prompt": "Role Type",
        "ControlType": null,
        "SequenceNumber": 8
      },
      {
        "Value": "No",
        "Prompt": "Laptop - support with ordering needed",
        "ControlType": "SingleChoiceList",
        "SequenceNumber": 10
      },
      {
        "Value": "US Annual Base Salary Range *  USD $125,270 to $232,650\n*Plus, potential incentive/variable compensation for eligible roles.",
        "Prompt": "Salary Range",
        "ControlType": "TextArea",
        "SequenceNumber": 12
      },
      {
        "Value": "Experienced",
        "Prompt": "Experience level",
        "ControlType": "SingleChoiceList",
        "SequenceNumber": 22
      }
    ],
    "ApplyWhenNotPostedFlag": null,
    "DomesticTravelRequired": null,
    "ExternalDescriptionStr": "<p>Nokia Bell Labs is seeking a High-Speed Package Design Engineer to drive the design, simulation, and validation of advanced IC packages for high-performance RF, photonics, and mixed-signal systems. &nbsp;</p><p>This role focuses on end-to-end package design ownership, including architecture definition, SI/PI analysis, electromagnetic modeling, and measurement correlation, while working closely with silicon, PCB, and system integration teams. The successful candidate will also contribute to package design enablement through ADKs and reusable libraries, in close collaboration with leading EDA vendors. Package and system design leadership is the primary emphasis of this role. &nbsp;</p><p>This position is suitable for senior-level engineers who are comfortable taking ownership of complex package designs while influencing broader design flows and infrastructure. &nbsp;</p>",
    "ObjectVerNumberProfile": null,
    "PrimaryLocationCountry": "US",
    "CorporateDescriptionStr": "",
    "ExternalPostedStartDate": "2026-04-09T14:55:15+00:00",
    "ExternalQualificationsStr": "<p>Required Qualifications &nbsp;</p><ul><li>MS or PhD in Electrical Engineering, Applied Physics, or equivalent relevant industry experience &nbsp;</li><li>5+ years of hands-on experience in IC package design for high-speed, RF, or mixed-signal applications &nbsp;</li><li>Strong fundamentals in electromagnetics, signal integrity, and power integrity &nbsp;</li><li>Experience with 3D EM and package design tools (e.g., HFSS, CST, ADS, Allegro X APD, Xpedition, or equivalent) &nbsp;</li><li>Ability to work independently and collaboratively in a cross-functional, research-driven environment &nbsp;</li></ul><p>&nbsp;</p><p>Preferred Qualifications &nbsp;</p><ul><li>Experience with advanced packaging technologies (chiplets, 2.5D/3D integration, interposers) &nbsp;</li><li>Familiarity with ADKs, PDKs, or design enablement concepts, including collaboration with EDA vendors &nbsp;</li><li>Working knowledge of Python and/or Tcl for design automation, simulation support, or data analysis</li><li>PCB design and technology (e.g., Altium or equivalent) &nbsp;</li></ul><p>&nbsp;</p>",
    "InternalQualificationsStr": "<p>Required Qualifications &nbsp;</p><ul><li>MS or PhD in Electrical Engineering, Applied Physics, or equivalent relevant industry experience &nbsp;</li><li>5+ years of hands-on experience in IC package design for high-speed, RF, or mixed-signal applications &nbsp;</li><li>Strong fundamentals in electromagnetics, signal integrity, and power integrity &nbsp;</li><li>Experience with 3D EM and package design tools (e.g., HFSS, CST, ADS, Allegro X APD, Xpedition, or equivalent) &nbsp;</li><li>Ability to work independently and collaboratively in a cross-functional, research-driven environment &nbsp;</li></ul><p>&nbsp;</p><p>Preferred Qualifications &nbsp;</p><ul><li>Experience with advanced packaging technologies (chiplets, 2.5D/3D integration, interposers) &nbsp;</li><li>Familiarity with ADKs, PDKs, or design enablement concepts, including collaboration with EDA vendors &nbsp;</li><li>Working knowledge of Python and/or Tcl for design automation, simulation support, or data analysis</li><li>PCB design and technology (e.g., Altium or equivalent) &nbsp;</li></ul><p>&nbsp;</p>",
    "OrganizationDescriptionStr": "",
    "primaryLocationCoordinates": [
      {
        "Latitude": "39.82844",
        "Longitude": "-98.57939",
        "CountryCode": "US",
        "GeographyId": 300000000480126,
        "GeographyNodeId": 100002145190048
      }
    ],
    "ExternalResponsibilitiesStr": "<ul><li>Lead the design and development of high-speed IC packages, including SiP, FC-BGA, and advanced heterogeneous integration solutions &nbsp;</li><li>Define package architectures, stack-ups, routing strategies, and interconnect to meet SI/PI and RF requirements &nbsp;</li><li>Perform 3D EM simulation and SI/PI analysis of package transitions, passive components, and die-to-package interfaces &nbsp;</li><li>Co-optimize die, package, and PCB designs in collaboration with silicon, board, and system integration teams &nbsp;</li><li>Correlate simulation results with laboratory measurements (e.g., VNA, TDR/TDT, high-speed oscilloscope) &nbsp;</li><li>Contribute to the definition and evolution of package ADKs, reusable libraries, technology files, and verification flows, working in partnership with EDA vendors &nbsp;</li><li>Provide technical input and design validation for vendor-supported automation and enablement efforts &nbsp;</li><li>Support continuous improvement of package design methodologies and best practices across projects&nbsp;</li></ul>",
    "InternalResponsibilitiesStr": "<ul><li>Lead the design and development of high-speed IC packages, including SiP, FC-BGA, and advanced heterogeneous integration solutions &nbsp;</li><li>Define package architectures, stack-ups, routing strategies, and interconnect to meet SI/PI and RF requirements &nbsp;</li><li>Perform 3D EM simulation and SI/PI analysis of package transitions, passive components, and die-to-package interfaces &nbsp;</li><li>Co-optimize die, package, and PCB designs in collaboration with silicon, board, and system integration teams &nbsp;</li><li>Correlate simulation results with laboratory measurements (e.g., VNA, TDR/TDT, high-speed oscilloscope) &nbsp;</li><li>Contribute to the definition and evolution of package ADKs, reusable libraries, technology files, and verification flows, working in partnership with EDA vendors &nbsp;</li><li>Provide technical input and design validation for vendor-supported automation and enablement efforts &nbsp;</li><li>Support continuous improvement of package design methodologies and best practices across projects&nbsp;</li></ul>",
    "InternationalTravelRequired": null
  },
  "list_job": {
    "Id": "34144",
    "Title": "High-Speed Package Design Engineer",
    "JobType": null,
    "Distance": 1775692800000,
    "JobShift": null,
    "Language": "US",
    "WorkDays": null,
    "JobFamily": null,
    "Relevancy": 7,
    "WorkHours": null,
    "Department": null,
    "HotJobFlag": true,
    "PostedDate": "2026-04-09",
    "StudyLevel": null,
    "WorkerType": null,
    "GeographyId": 300000000480126,
    "JobFunction": null,
    "JobSchedule": null,
    "BusinessUnit": null,
    "ContractType": null,
    "ManagerLevel": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": null,
        "Region2": "New Jersey",
        "Region3": null,
        "Building": null,
        "Latitude": 40.6977,
        "Longitude": -74.40182,
        "LocationId": 300000011381593,
        "PostalCode": "07974-0636",
        "TownOrCity": "Murray Hill",
        "AddressLine1": "600-700 Mountain Avenue",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "600 Mountain Ave - Bldg 02"
      }
    ],
    "LegalEmployer": null,
    "MediaThumbURL": null,
    "WorkplaceType": "Onsite",
    "BusinessUnitId": 300001340677611,
    "OrganizationId": 300001345021046,
    "PostingEndDate": null,
    "LegalEmployerId": 300000006365816,
    "PrimaryLocation": "United States",
    "WorkDurationYears": null,
    "WorkplaceTypeCode": "ORA_ON_SITE",
    "BeFirstToApplyFlag": false,
    "WorkDurationMonths": null,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ShortDescriptionStr": "At Nokia Bell Labs, we invent the future of communications. Our research and development teams create technologies that power next-generation wireless, optical, and system-level platforms. We are seeking highly motivated engineers to contribute to advanced hardware innovation at the intersection of silicon, packaging, and systems.",
    "requisitionFlexFields": [],
    "DomesticTravelRequired": null,
    "PrimaryLocationCountry": "US",
    "ExternalQualificationsStr": null,
    "ExternalResponsibilitiesStr": null,
    "InternationalTravelRequired": null
  },
  "detail_meta": {
    "url": "https://fa-evmr-saasfaprod1.fa.ocs.oraclecloud.com/hcmRestApi/resources/latest/recruitingCEJobRequisitionDetails?expand=all&onlyData=true&finder=ById;Id=%2234144%22,siteNumber=CX_1",
    "http_status": 200,
    "content_type": "application/json",
    "response_bytes": 9593
  },
  "detail_errors": []
}
Get this page with API

Rendered from the bluedoor Job Postings API. Reproduce it:

GET https://api.bluedoor.sh/job-postings/v1/jobs/5ccce9a5fa87d280c34f6d4a21477635f7198e0c?include=descriptionJSON
GET https://api.bluedoor.sh/job-postings/v1/orgs/0229f528-a584-4e4f-9943-249cfaac294eJSON
GET https://api.bluedoor.sh/job-postings/v1/sources/dbfc4c22-73ba-4fc5-9705-234e3e914c7cJSON
GET https://api.bluedoor.sh/job-postings/v1/jobs/5ccce9a5fa87d280c34f6d4a21477635f7198e0c/eventsJSON