Home › Companies › Hctz Fa Us2 Oraclecloud Com Cx 1001 › Principal Firmware Engineer, AI Platform
Principal Firmware Engineer, AI Platform
Hctz Fa Us2 Oraclecloud Com Cx 1001 · Waterloo, ON, Canada; CAON01 122 WATERLOO CAZ, Waterloo, ON, CA · Active · Oracle Recruiting Cloud / Fusion HCM
Job facts
| Field | Value |
|---|---|
| Company | Hctz Fa Us2 Oraclecloud Com Cx 1001 |
| Title | Principal Firmware Engineer, AI Platform |
| Normalized title | - |
| Department / team | Engineering |
| Location | Waterloo, ON, Canada |
| Work model | - |
| Employment type | Full Time |
| Salary | - |
| Status | active |
| ATS provider | Oracle Recruiting Cloud / Fusion HCM |
| Posted / first seen | 2026-05-21 / 2026-05-31 |
| Changed / last seen | 2026-06-06 / 2026-06-06 |
Related slices
| Page | What it contains | Open |
|---|---|---|
| Company jobs | Active postings from Hctz Fa Us2 Oraclecloud Com Cx 1001. | Open |
| Company breakdowns | Role, location, ATS, and work model facets for this company. | Open |
| ATS provider jobs | Active postings observed through Oracle Recruiting Cloud / Fusion HCM. | Open |
| Provider filtered search | The same provider as a filtered job collection. | Open |
| City jobs | Active postings in Waterloo. | Open |
| Department jobs | Active postings in Engineering. | Open |
| Lifecycle events | Open, update, close, and reopen events for this posting. | Open |
| Original posting | Canonical source or apply URL captured from the ATS. | Open |
Linked records
| Company | Hctz Fa Us2 Oraclecloud Com Cx 1001 |
| Source | 785c81aa-1b1b-46b0-bafd-ca226d542e7a |
| ATS provider | Oracle Recruiting Cloud / Fusion HCM |
Description
Description
We are looking for a Principal Firmware Engineer to lead the integration and control of our next-generation AI accelerators. As our products evolve to include dedicated neural network hardware, the challenge shifts from pure algorithm implementation to complex hardware orchestration.
This role is about more than just writing kernels; it’s about defining the firmware layer that sits between high-level AI frameworks and our custom silicon. You will be responsible for how our DSPs manage, schedule, and feed data to these accelerators. We need a veteran who can look at a PyTorch model and determine the best way to tile memory, manage DMA transfers, and synchronize processing to ensure we hit our ultra-low-power targets while maximizing throughput. You will also be the primary technical voice influencing our future hardware specs to ensure our accelerators are actually "firmware-friendly."
Responsibilities
Architect Accelerator Orchestration: Define and implement the firmware control logic, drivers, and scheduling required to manage dedicated neural network accelerators from the DSP/MCU.
Bridge the AI Flow: Develop the toolchain strategy that translates PyTorch/TensorFlow models into optimized hardware-specific instructions and memory layouts.
Optimize Data Movement: Design efficient DMA and memory tiling strategies to minimize power consumption and latency when moving data between memory and AI hardware blocks.
Influence Silicon Design: Serve as the lead firmware stakeholder in hardware/software co-design, ensuring that future hardware accelerators have the right registers, interrupts, and memory interfaces for efficient control.
Customer Technical Interface: Act as the "deep-tech" lead for customers, providing the architectural guidance they need to deploy sophisticated models on our specific hardware/firmware stack.
Performance Bottleneck Analysis: Identify and resolve performance gaps in the interaction between the DSP and the accelerator, moving beyond "it works" to "it's optimal."
Technical Mentorship: Lead the broader firmware team in modern AI deployment techniques, setting the standard for production-quality, hardware-abstracted code.
Qualifications
Must-Haves:
15+ years of firmware development experience , with a heavy focus on hardware/software co-design and controlling custom accelerators or NPUs.
Deep Hardware Interfacing Knowledge: Expert-level understanding of DMA, memory-mapped I/O, interrupts, and synchronization between CPU/DSP and specialized hardware blocks.
AI Framework Literacy: Strong grasp of the PyTorch/TensorFlow ecosystem and how high-level graphs are lowered and quantized for embedded deployment.
Bare-Metal Mastery: Expert-level C and a "thinking in hardware" mindset; you should be comfortable reading a hardware spec and identifying the firmware bottlenecks before the silicon is even made.
Resource-Constrained Optimization: Proven experience squeezing performance out of systems with very limited memory (KB) and strict power budgets.
Communication: Ability to explain complex hardware-to-firmware trade-offs to senior leadership and provide technical leadership across cross-functional teams.
Nice-to-Haves:
Experience building or using AI compilers or toolchains (e.g., TVM, MLIR, or custom IRs).
Background in ultra-low-power DSPs (audiology, wearables, or medical devices).
Experience with ARM Cortex-M or proprietary DSP architectures and their specific bus protocols.
Knowledge of fixed-point arithmetic and its impact on neural network performance and power.
Organization
We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work.
onsemi is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, ethnicity, color, religion, ancestry, national origin, age, marital status, pregnancy, sex, sexual orientation, physical or mental disability, medical condition, genetic information, military or veteran status, gender identity, gender expression, or any other protected category under applicable federal, state, or local laws.
If you are an individual with a disability and require a reasonable accommodation to complete any part of the application process, or are limited in the ability or unable to access or use this online application process and need an alternative method for applying, you may contact [email protected] for assistance.
Company
onsemi (Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.
More details about our company benefits can be found here:
https://www.onsemi.com/careers/career-benefits
Full job record
| Job ID | 50e67cf69d9dfa4da7080b5416f7f1e81c281aec |
| Org ID | 10c648c2-de4b-4b9b-9767-fb19e9d49cc9 |
| Source ID | 785c81aa-1b1b-46b0-bafd-ca226d542e7a |
| Board ID | 785c81aa-1b1b-46b0-bafd-ca226d542e7a |
| Provider | oracle_hcm |
| Provider Job Key | 2505329 |
| Title | Principal Firmware Engineer, AI Platform |
| Normalized Title | — |
| Status | active |
| Active | yes |
| Location Text | Waterloo, ON, Canada; CAON01 122 WATERLOO CAZ, Waterloo, ON, CA |
| Department | Engineering |
| Team | — |
| Employment Type | full_time |
| Workplace Type | — |
| Remote Policy | — |
| Country | Canada |
| Region | ON |
| City | Waterloo |
| Salary Raw | Description We are looking for a Principal Firmware Engineer to lead the integration and control of our next-generation AI accelerators. As our products evolve to include dedicated neural network hardware, the challenge shifts from pure algorithm implementation to complex hardware orchestration. This role is about more than just writing kernels; it’s about defining the firmware layer that sits between high-level AI frameworks and our custom silicon. You will be responsible for how our DSPs manage, schedule, and feed data to these accelerators. We need a veteran who can look at a PyTorch model and determine the best way to tile memory, manage DMA transfers, and synchronize processing to ensure we hit our ultra-low-power targets while maximizing throughput. You will also be the primary technical voice influencing our future hardware specs to ensure our accelerators are actually "firmware-friendly." Responsibilities Architect Accelerator Orchestration: Define and implement the firmware control logic, drivers, and scheduling required to manage dedicated neural network accelerators from the DSP/MCU. Bridge the AI Flow: Develop the toolchain strategy that translates PyTorch/TensorFlow models into optimized hardware-specific instructions and memory layouts. Optimize Data Movement: Design efficient DMA and memory tiling strategies to minimize power consumption and latency when moving data between memory and AI hardware blocks. Influence Silicon Design: Serve as the lead firmware stakeholder in hardware/software co-design, ensuring that future hardware accelerators have the right registers, interrupts, and memory interfaces for efficient control. Customer Technical Interface: Act as the "deep-tech" lead for customers, providing the architectural guidance they need to deploy sophisticated models on our specific hardware/firmware stack. Performance Bottleneck Analysis: Identify and resolve performance gaps in the interaction between the DSP and the accelerator, moving beyond "it works" to "it's optimal." Technical Mentorship: Lead the broader firmware team in modern AI deployment techniques, setting the standard for production-quality, hardware-abstracted code. Qualifications Must-Haves: 15+ years of firmware development experience , with a heavy focus on hardware/software co-design and controlling custom accelerators or NPUs. Deep Hardware Interfacing Knowledge: Expert-level understanding of DMA, memory-mapped I/O, interrupts, and synchronization between CPU/DSP and specialized hardware blocks. AI Framework Literacy: Strong grasp of the PyTorch/TensorFlow ecosystem and how high-level graphs are lowered and quantized for embedded deployment. Bare-Metal Mastery: Expert-level C and a "thinking in hardware" mindset; you should be comfortable reading a hardware spec and identifying the firmware bottlenecks before the silicon is even made. Resource-Constrained Optimization: Proven experience squeezing performance out of systems with very limited memory (KB) and strict power budgets. Communication: Ability to explain complex hardware-to-firmware trade-offs to senior leadership and provide technical leadership across cross-functional teams. Nice-to-Haves: Experience building or using AI compilers or toolchains (e.g., TVM, MLIR, or custom IRs). Background in ultra-low-power DSPs (audiology, wearables, or medical devices). Experience with ARM Cortex-M or proprietary DSP architectures and their specific bus protocols. Knowledge of fixed-point arithmetic and its impact on neural network performance and power. Organization We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work. onsemi is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, ethnicity, color, religion, ancestry, national origin, age, marital status, pregnancy, sex, sexual orientation, physical or mental disability, medical condition, genetic information, military or veteran status, gender identity, gender expression, or any other protected category under applicable federal, state, or local laws. If you are an individual with a disability and require a reasonable accommodation to complete any part of the application process, or are limited in the ability or unable to access or use this online application process and need an alternative method for applying, you may contact [email protected] for assistance. Company onsemi (Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world. More details about our company benefits can be found here: https://www.onsemi.com/careers/career-benefits |
| Salary Min | — |
| Salary Max | — |
| Salary Currency | — |
| Salary Period | — |
| Source URL | https://hctz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/cx_1001/job/2505329 |
| Apply URL | https://hctz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/cx_1001/job/2505329 |
| First Seen At | 2026-05-31 18:04:51Z |
| Last Seen At | 2026-06-06 11:27:55Z |
| Last Checked At | 2026-06-06 11:27:55Z |
| Last Changed At | 2026-06-06 11:27:55Z |
| Inactive At | — |
| Source Posted At | 2026-05-21 14:14:23Z |
| Source Updated At | — |
| Raw Payload Uri | s3://job-postings-prod-raw-590183727216/raw/provider=oracle_hcm/board=hctz.fa.us2.oraclecloud.com|cx_1001/date=2026-06-06/2026-06-06T11-27-21-008Z-9f838748694785e71a6bc319d2d110763f58c73306dffdd58f4666c0361c109f.json |
Event Fields
{
"content_hash": "b855beabd6add0bf76363cce67aa912c73c4d721dde67ab56a5443811466d8aa",
"source_hash": "c61c2a672d8dd0d647268dcc534668ce3ea5d00e6b03b37b09cdaf75c2464c32",
"last_changed_at": "2026-06-06T11:27:55.134Z",
"active_status": "active"
}Parsed Structured
{
"language": "en",
"location": {
"raw": "Waterloo, ON, Canada",
"city": "Waterloo",
"region": "ON",
"country": "Canada",
"is_remote": false,
"confidence": 0.8
},
"salary_max": null,
"salary_min": null,
"inferred_at": "2026-06-06T11:27:54.878Z",
"launch_scope": {
"reason": "english_us_canada",
"included": true,
"language": "en",
"location": {
"raw": "Waterloo, ON, Canada",
"city": "Waterloo",
"region": "ON",
"country": "Canada",
"is_remote": false,
"confidence": 0.8
},
"countries": [
"Canada"
]
},
"remote_policy": null,
"salary_period": null,
"workplace_type": null,
"salary_currency": null
}Extensions
{}Native Structured
{
"detail": {
"Id": "2505329",
"Title": "Principal Firmware Engineer, AI Platform",
"media": [],
"skills": [],
"JobType": null,
"Category": "Engineering",
"JobGrade": null,
"JobLevel": null,
"JobShift": "Day",
"WorkDays": null,
"WorkHours": null,
"WorkYears": null,
"Department": null,
"HotJobFlag": false,
"StudyLevel": "Masters",
"WorkMonths": null,
"WorkerType": null,
"GeographyId": 100000013730990,
"JobFamilyId": 300000006382317,
"JobFunction": null,
"JobSchedule": "Full time",
"BusinessUnit": null,
"ContractType": null,
"Organization": null,
"TrendingFlag": false,
"workLocation": [
{
"Country": "CA",
"Region1": "ON",
"Region2": null,
"Region3": "Ontario",
"Building": null,
"Latitude": "43.50653",
"Longitude": "-80.54631",
"LocationId": 300000006353956,
"PostalCode": "N2V 1K8",
"TownOrCity": "Waterloo",
"AddressLine1": "611 Kumpf Dr",
"AddressLine2": "Unit 200",
"AddressLine3": null,
"AddressLine4": null,
"LocationName": "CAON01 122 WATERLOO CAZ"
}
],
"ContentLocale": "en",
"HiringManager": null,
"LegalEmployer": null,
"RequisitionId": 300006956324678,
"WorkplaceType": "",
"BusinessUnitId": 300000006107039,
"OrganizationId": 300000001567584,
"GeographyNodeId": 100002014133137,
"JobFunctionCode": null,
"LegalEmployerId": 300000001567584,
"PrimaryLocation": "Waterloo, ON, Canada",
"RequisitionType": "Professional - Exempt, IDL",
"NumberOfOpenings": null,
"WorkplaceTypeCode": null,
"BeFirstToApplyFlag": false,
"otherWorkLocations": [],
"secondaryLocations": [],
"ExternalContactName": null,
"ShortDescriptionStr": "",
"ExternalContactEmail": null,
"ExternalPostedEndDate": null,
"OtherRequisitionTitle": null,
"requisitionFlexFields": [],
"ApplyWhenNotPostedFlag": true,
"DomesticTravelRequired": null,
"ExternalDescriptionStr": "<p>We are looking for a <strong>Principal Firmware Engineer </strong>to lead the integration and control of our next-generation AI accelerators. As our products evolve to include dedicated neural network hardware, the challenge shifts from pure algorithm implementation to complex hardware orchestration.</p>\n<p>This role is about more than just writing kernels; it’s about defining the firmware layer that sits between high-level AI frameworks and our custom silicon. You will be responsible for how our DSPs manage, schedule, and feed data to these accelerators. We need a veteran who can look at a PyTorch model and determine the best way to tile memory, manage DMA transfers, and synchronize processing to ensure we hit our ultra-low-power targets while maximizing throughput. You will also be the primary technical voice influencing our future hardware specs to ensure our accelerators are actually \"firmware-friendly.\"</p>",
"ObjectVerNumberProfile": "1",
"PrimaryLocationCountry": "CA",
"CorporateDescriptionStr": "<div>\n <b>onsemi </b><span class=\"ui-provider\">(Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.<br></span>\n</div>\n<div>\n <span class=\"ui-provider\"><br></span>\n</div>\n<div>\n <p style=\"margin: 0in\"><b><span style=\"font-weight: normal\">More details about our company benefits can be found here:</span></b></p>\n <p style=\"margin: 0in\"><a href=\"https://www.onsemi.com/careers/career-benefits\" target=\"_blank\" rel=\"nofollow\">https://www.onsemi.com/careers/career-benefits</a></p>\n</div>",
"ExternalPostedStartDate": "2026-05-21T14:14:23+00:00",
"ExternalQualificationsStr": "<p><strong>Must-Haves:</strong></p>\n<ul>\n <li><strong>15+ years of firmware development experience</strong>, with a heavy focus on hardware/software co-design and controlling custom accelerators or NPUs.</li>\n <li><strong>Deep Hardware Interfacing Knowledge:</strong> Expert-level understanding of DMA, memory-mapped I/O, interrupts, and synchronization between CPU/DSP and specialized hardware blocks.</li>\n <li><strong>AI Framework Literacy:</strong> Strong grasp of the PyTorch/TensorFlow ecosystem and how high-level graphs are lowered and quantized for embedded deployment.</li>\n <li><strong>Bare-Metal Mastery:</strong> Expert-level C and a \"thinking in hardware\" mindset; you should be comfortable reading a hardware spec and identifying the firmware bottlenecks before the silicon is even made.</li>\n <li><strong>Resource-Constrained Optimization:</strong> Proven experience squeezing performance out of systems with very limited memory (KB) and strict power budgets.</li>\n <li><strong>Communication:</strong> Ability to explain complex hardware-to-firmware trade-offs to senior leadership and provide technical leadership across cross-functional teams.</li>\n</ul>\n<p><strong>Nice-to-Haves:</strong></p>\n<ul>\n <li>Experience building or using <strong>AI compilers or toolchains</strong> (e.g., TVM, MLIR, or custom IRs).</li>\n <li>Background in <strong>ultra-low-power DSPs</strong> (audiology, wearables, or medical devices).</li>\n <li>Experience with ARM Cortex-M or proprietary DSP architectures and their specific bus protocols.</li>\n <li>Knowledge of fixed-point arithmetic and its impact on neural network performance and power.</li>\n</ul>",
"InternalQualificationsStr": "<p><strong>Must-Haves:</strong></p>\n<ul>\n <li><strong>15+ years of firmware development experience</strong>, with a heavy focus on hardware/software co-design and controlling custom accelerators or NPUs.</li>\n <li><strong>Deep Hardware Interfacing Knowledge:</strong> Expert-level understanding of DMA, memory-mapped I/O, interrupts, and synchronization between CPU/DSP and specialized hardware blocks.</li>\n <li><strong>AI Framework Literacy:</strong> Strong grasp of the PyTorch/TensorFlow ecosystem and how high-level graphs are lowered and quantized for embedded deployment.</li>\n <li><strong>Bare-Metal Mastery:</strong> Expert-level C and a \"thinking in hardware\" mindset; you should be comfortable reading a hardware spec and identifying the firmware bottlenecks before the silicon is even made.</li>\n <li><strong>Resource-Constrained Optimization:</strong> Proven experience squeezing performance out of systems with very limited memory (KB) and strict power budgets.</li>\n <li><strong>Communication:</strong> Ability to explain complex hardware-to-firmware trade-offs to senior leadership and provide technical leadership across cross-functional teams.</li>\n</ul>\n<p><strong>Nice-to-Haves:</strong></p>\n<ul>\n <li>Experience building or using <strong>AI compilers or toolchains</strong> (e.g., TVM, MLIR, or custom IRs).</li>\n <li>Background in <strong>ultra-low-power DSPs</strong> (audiology, wearables, or medical devices).</li>\n <li>Experience with ARM Cortex-M or proprietary DSP architectures and their specific bus protocols.</li>\n <li>Knowledge of fixed-point arithmetic and its impact on neural network performance and power.</li>\n</ul>",
"OrganizationDescriptionStr": "<span>We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work.</span><span></span>\n<div>\n <br/>\n</div>\n<div>\n <br/>\n</div>\n<div>\n <b>onsemi</b> is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, ethnicity, color, religion, ancestry, national origin, age, marital status, pregnancy, sex, sexual orientation, physical or mental disability, medical condition, genetic information, military or veteran status, gender identity, gender expression, or any other protected category under applicable federal, state, or local laws.\n</div>\n<div>\n <br/>\n</div>\n<div>\n If you are an individual with a disability and require a reasonable accommodation to complete any part of the application process, or are limited in the ability or unable to access or use this online application process and need an alternative method for applying, you may contact <span><a href=\"mailto:[email protected]\" target=\"_blank\">[email protected]</a></span> for assistance.\n</div>",
"primaryLocationCoordinates": [
{
"Latitude": "43.50996",
"Longitude": "-80.5556",
"CountryCode": "CA",
"GeographyId": 100000013730990,
"GeographyNodeId": 100002014133137
}
],
"ExternalResponsibilitiesStr": "<ul>\n <li><strong>Architect Accelerator Orchestration:</strong> Define and implement the firmware control logic, drivers, and scheduling required to manage dedicated neural network accelerators from the DSP/MCU.</li>\n <li><strong>Bridge the AI Flow:</strong> Develop the toolchain strategy that translates PyTorch/TensorFlow models into optimized hardware-specific instructions and memory layouts.</li>\n <li><strong>Optimize Data Movement:</strong> Design efficient DMA and memory tiling strategies to minimize power consumption and latency when moving data between memory and AI hardware blocks.</li>\n <li><strong>Influence Silicon Design:</strong> Serve as the lead firmware stakeholder in hardware/software co-design, ensuring that future hardware accelerators have the right registers, interrupts, and memory interfaces for efficient control.</li>\n <li><strong>Customer Technical Interface:</strong> Act as the \"deep-tech\" lead for customers, providing the architectural guidance they need to deploy sophisticated models on our specific hardware/firmware stack.</li>\n <li><strong>Performance Bottleneck Analysis:</strong> Identify and resolve performance gaps in the interaction between the DSP and the accelerator, moving beyond \"it works\" to \"it's optimal.\"</li>\n <li><strong>Technical Mentorship:</strong> Lead the broader firmware team in modern AI deployment techniques, setting the standard for production-quality, hardware-abstracted code.</li>\n</ul>",
"InternalResponsibilitiesStr": "<ul>\n <li><strong>Architect Accelerator Orchestration:</strong> Define and implement the firmware control logic, drivers, and scheduling required to manage dedicated neural network accelerators from the DSP/MCU.</li>\n <li><strong>Bridge the AI Flow:</strong> Develop the toolchain strategy that translates PyTorch/TensorFlow models into optimized hardware-specific instructions and memory layouts.</li>\n <li><strong>Optimize Data Movement:</strong> Design efficient DMA and memory tiling strategies to minimize power consumption and latency when moving data between memory and AI hardware blocks.</li>\n <li><strong>Influence Silicon Design:</strong> Serve as the lead firmware stakeholder in hardware/software co-design, ensuring that future hardware accelerators have the right registers, interrupts, and memory interfaces for efficient control.</li>\n <li><strong>Customer Technical Interface:</strong> Act as the \"deep-tech\" lead for customers, providing the architectural guidance they need to deploy sophisticated models on our specific hardware/firmware stack.</li>\n <li><strong>Performance Bottleneck Analysis:</strong> Identify and resolve performance gaps in the interaction between the DSP and the accelerator, moving beyond \"it works\" to \"it's optimal.\"</li>\n <li><strong>Technical Mentorship:</strong> Lead the broader firmware team in modern AI deployment techniques, setting the standard for production-quality, hardware-abstracted code.</li>\n</ul>",
"InternationalTravelRequired": null
},
"list_job": {
"Id": "2505329",
"Title": "Principal Firmware Engineer, AI Platform",
"JobType": null,
"Distance": 1779321600000,
"JobShift": null,
"Language": "US",
"WorkDays": null,
"JobFamily": null,
"Relevancy": 2,
"WorkHours": null,
"Department": null,
"HotJobFlag": false,
"PostedDate": "2026-05-21",
"StudyLevel": null,
"WorkerType": null,
"GeographyId": 100000013730990,
"JobFunction": null,
"JobSchedule": null,
"BusinessUnit": null,
"ContractType": null,
"ManagerLevel": null,
"Organization": null,
"TrendingFlag": false,
"workLocation": [
{
"Country": "CA",
"Region1": "ON",
"Region2": null,
"Region3": "Ontario",
"Building": null,
"Latitude": 43.50653,
"Longitude": -80.54631,
"LocationId": 300000006353956,
"PostalCode": "N2V 1K8",
"TownOrCity": "Waterloo",
"AddressLine1": "611 Kumpf Dr",
"AddressLine2": "Unit 200",
"AddressLine3": null,
"AddressLine4": null,
"LocationName": "CAON01 122 WATERLOO CAZ"
}
],
"LegalEmployer": null,
"MediaThumbURL": null,
"WorkplaceType": "",
"BusinessUnitId": 300000006107039,
"OrganizationId": 300000001567584,
"PostingEndDate": null,
"LegalEmployerId": 300000001567584,
"PrimaryLocation": "Waterloo, ON, Canada",
"WorkDurationYears": null,
"WorkplaceTypeCode": null,
"BeFirstToApplyFlag": false,
"WorkDurationMonths": null,
"otherWorkLocations": [],
"secondaryLocations": [],
"ShortDescriptionStr": "",
"requisitionFlexFields": [],
"DomesticTravelRequired": null,
"PrimaryLocationCountry": "CA",
"ExternalQualificationsStr": null,
"ExternalResponsibilitiesStr": null,
"InternationalTravelRequired": null
},
"detail_meta": {
"url": "https://hctz.fa.us2.oraclecloud.com/hcmRestApi/resources/latest/recruitingCEJobRequisitionDetails?expand=all&onlyData=true&finder=ById;Id=%222505329%22,siteNumber=cx_1001",
"http_status": 200,
"content_type": "application/json",
"response_bytes": 12517
},
"detail_errors": []
}Get this page with API
Rendered from the bluedoor Job Postings API. Reproduce it:
GET https://api.bluedoor.sh/job-postings/v1/jobs/50e67cf69d9dfa4da7080b5416f7f1e81c281aec?include=descriptionJSONGET https://api.bluedoor.sh/job-postings/v1/orgs/10c648c2-de4b-4b9b-9767-fb19e9d49cc9JSONGET https://api.bluedoor.sh/job-postings/v1/sources/785c81aa-1b1b-46b0-bafd-ca226d542e7aJSONGET https://api.bluedoor.sh/job-postings/v1/jobs/50e67cf69d9dfa4da7080b5416f7f1e81c281aec/eventsJSON