Senior Digital Design Engineer, IP and Methodology

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com . Join Astera Labs as a Senior Digital Design Engineer to drive the design and implementation of next-generation digital designs for high-performance AI connectivity solutions. In this role, you'll focus on CPU subsystem development and security architecture, working on complex blocks from micro-architecture through silicon bring-up. You'll collaborate closely with verification, physical design, and DFT teams to deliver industry-leading products that power the world's most advanced data centers. This is an opportunity to shape the security and compute foundations of connectivity solutions enabling rack-scale AI infrastructure at hyperscale. Key Responsibilities RTL Design & Implementation Own the RTL implementation of complex digital designs from micro-architecture through sign-off Design and implement CPU subsystems and embedded processor interfaces Develop security-focused digital blocks including secure boot, cryptographic engines, and trusted execution environments Verification & Quality Collaborate with verification teams to review test plans and debug issues Support efforts to achieve timing closure and implement Design-for-Test (DFT) features Accountable for quality and overall design success with the support of senior engineers Methodology & Automation Scripting and automation for ASIC methodology improvement Contribute to design infrastructure that improves team productivity and design quality Basic Qualifications Bachelor's degree in Electrical Engineering or equivalent 3+ years of experience developing SoC/silicon products in Server, Storage, and/or Networking markets Expertise in RTL coding with SystemVerilog and synthesis with Synopsys or Cadence Experience with CPU subsystem design or embedded processor integration (RISC-V, ARM, or similar architectures) Understanding of security fundamentals in silicon design (secure boot, root of trust, cryptographic implementations) Experience with clocking, CDC, and RDC methodologies Proficiency in SystemVerilog and Python in a production environment Preferred Qualifications Experience designing or integrating security IP (cryptographic accelerators, secure enclaves, key management) Familiarity with high-speed protocols—PCIe Gen 6/7, Ethernet, UALink, or UCI Experience with CMOS nodes (≤7nm) Exposure to embedded firmware development or secure firmware boot flows Experience with functional and formal verification at block and chip level Familiarity with UVM-based verification methodologies Base salary range is $135,000 to $195,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits. We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

{
  "content_hash": "c6052f97585b68741e4c7df9802e418fc6246ad2ad07161d64215be5c059e81d",
  "source_hash": "bb41bcc4cc53aca9a4268cef00afe264b817c45116ff7d0bed0bde4b1dbc6b22",
  "last_changed_at": "2026-06-06T07:35:38.727Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "San Jose, California, United States",
    "city": "San Jose",
    "region": "CA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.95
  },
  "salary_max": 195000,
  "salary_min": 135000,
  "inferred_at": "2026-06-06T07:35:38.695Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "San Jose, California, United States",
      "city": "San Jose",
      "region": "CA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.95
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "year",
  "workplace_type": null,
  "salary_currency": "USD"
}

{}

{
  "title": "Senior Digital Design Engineer, IP and Methodology",
  "offices": [
    {
      "id": 4000118005,
      "name": "San Jose",
      "location": "San Jose, United States",
      "child_ids": [],
      "parent_id": 4019546005
    }
  ],
  "language": "en",
  "location": {
    "name": "San Jose, California, United States"
  },
  "metadata": [
    {
      "id": 12122734005,
      "name": "Country",
      "value": null,
      "value_type": "single_select"
    },
    {
      "id": 12122790005,
      "name": "City",
      "value": null,
      "value_type": "single_select"
    },
    {
      "id": 7826080005,
      "name": "Job Family/Domain",
      "value": "Digital Design",
      "value_type": "single_select"
    },
    {
      "id": 7826085005,
      "name": "Role Type",
      "value": "Experienced",
      "value_type": "single_select"
    }
  ],
  "updated_at": "2026-06-05T13:07:16-04:00",
  "departments": [
    {
      "id": 4025527005,
      "name": "ASIC Engineering",
      "child_ids": [],
      "parent_id": 4000196005
    }
  ],
  "company_name": "Astera Labs",
  "requisition_id": 4431700005,
  "first_published": "2026-04-21T19:27:13-04:00",
  "application_deadline": null
}