Home › Companies › Careers Gdms Icims Com › Senior Principal ASIC FPGA Engineer
Senior Principal ASIC FPGA Engineer
Careers Gdms Icims Com · Boise, ID, US; Telework-Telework, UNAVAILABLE, US · Hybrid · Active · $191,146–$212,053 / year · iCIMS
Job facts
| Field | Value |
|---|---|
| Company | Careers Gdms Icims Com |
| Title | Senior Principal ASIC FPGA Engineer |
| Normalized title | - |
| Department / team | Engineering-Other |
| Location | Boise, ID, United States |
| Work model | Hybrid / Hybrid |
| Employment type | OTHER |
| Salary | $191,146–$212,053 / year |
| Status | active |
| ATS provider | iCIMS |
| Posted / first seen | 2026-05-18 / 2026-05-31 |
| Changed / last seen | 2026-06-01 / 2026-06-23 |
Related slices
| Page | What it contains | Open |
|---|---|---|
| Company jobs | Active postings from Careers Gdms Icims Com. | Open |
| Company breakdowns | Role, location, ATS, and work model facets for this company. | Open |
| ATS provider jobs | Active postings observed through iCIMS. | Open |
| Provider filtered search | The same provider as a filtered job collection. | Open |
| City jobs | Active postings in Boise. | Open |
| Department jobs | Active postings in Engineering-Other. | Open |
| Work model jobs | Active Hybrid postings. | Open |
| Lifecycle events | Open, update, close, and reopen events for this posting. | Open |
| Original posting | Canonical source or apply URL captured from the ATS. | Open |
Linked records
| Company | Careers Gdms Icims Com |
| Source | 50a48765-ecd2-4cf1-922c-f51ba44a14f5 |
| ATS provider | iCIMS |
Description
Basic Qualifications
Education Requirements:
Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 10 years of relevant experience; or Master's degree plus a minimum of 8 years of relevant experience.
Clearance Requirements:
Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.
Responsibilities for this Position
Duties and Tasks:
Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments
Determines architecture, system simulation and detailed design approach
Defines module interfaces and all aspects of device design and simulation
Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization
Creates test and simulation plans that establish functional criteria
Verifies test results and analyzes performance
May also review vendor capabilities, foundry technologies, device libraries and simulation tools
May lead or have significant contributions to technical subcontract management for medium to large subcontracts that may include SOW development, proposal evaluation, source selection, technicaloversight, and subcontractor work product evaluation and acceptance
Reviews vendor capability to support product development
Applies an expert understanding of the organizationally defined processes throughout the lifecycle of the program or project
Participates in the development, maintenance and improvement of the ASIC/FPGA organizational processes
Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the development life cycle
Leads the research and analysis of data, such as customer design proposal, specifications, and manuals to determine feasibility of design or application
Selects components and equipment based on analysis of specifications and reliability
May be a book boss on a medium proposal
Establishes the overall ASIC/FPGA technical approach on large technical proposals
May participate in multi-divisional or multi-company Integrated Product Team or working group
May supervise or manage lower level employees
Exercises considerable latitude in determining technical objectives of assignments
Works on advanced applications that may result in new business for the company
Knowledge, Skills and Abilities:
Substantial use and understanding of ASIC/FPGA engineering concepts, principles, and theories
Frequently contributes to the development of innovative principles and ideas
Substantial understanding of company policies and practices
Substantial understanding of ASIC/FPGA engineering processes
Substantial awareness of business objectives and Engineering’s role in achieving
Substantial proficiency in Microsoft Office applications
Substantial written and verbal communications skills
Ability to think creatively
Ability to multi-task
Substantial skill in communicating issues, impacts, and corrective actions
Substantial ability to recognize and clearly report information relevant to sound engineering design
Substantial understanding and ability to apply project leadership principles including SPI/CPI, Earned Value, Cost Account Management (CAM), and Statistical Process Controls
Demonstrated ability to manage scope growth
Frequent contact with all levels across the entire company
Serves as consultant to management and customers on projects and applications
May serve as company technical spokesperson
Works under consultative direction on predetermined long-range objectives
Assignments may be self-initiated
Works on unusually complex problems and provides creative and innovative solutions
May function in a Deputy Program Manager Engineering (DPME) role
Identifies opportunities to apply AI for continuous improvement and innovation
#LI-JH1
#LI-Hybrid
Salary Note This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.
Combined Salary Range USD $191,146.00 - USD $212,053.00 /Yr.
Company Overview
General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!
Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans
Full job record
| Job ID | 41ce52898e838df562b90524fa09088e0a591c14 |
| Org ID | e6402653-8a5c-4195-a6aa-6434d4616247 |
| Source ID | 50a48765-ecd2-4cf1-922c-f51ba44a14f5 |
| Board ID | 50a48765-ecd2-4cf1-922c-f51ba44a14f5 |
| Provider | icims |
| Provider Job Key | 72630 |
| Title | Senior Principal ASIC FPGA Engineer |
| Normalized Title | — |
| Status | active |
| Active | yes |
| Location Text | Boise, ID, US; Telework-Telework, UNAVAILABLE, US |
| Department | Engineering-Other |
| Team | — |
| Employment Type | OTHER |
| Workplace Type | hybrid |
| Remote Policy | hybrid |
| Country | United States |
| Region | ID |
| City | Boise |
| Salary Raw | Basic Qualifications Education Requirements: Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 10 years of relevant experience; or Master's degree plus a minimum of 8 years of relevant experience. Clearance Requirements: Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required. Responsibilities for this Position Duties and Tasks: Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments Determines architecture, system simulation and detailed design approach Defines module interfaces and all aspects of device design and simulation Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization Creates test and simulation plans that establish functional criteria Verifies test results and analyzes performance May also review vendor capabilities, foundry technologies, device libraries and simulation tools May lead or have significant contributions to technical subcontract management for medium to large subcontracts that may include SOW development, proposal evaluation, source selection, technicaloversight, and subcontractor work product evaluation and acceptance Reviews vendor capability to support product development Applies an expert understanding of the organizationally defined processes throughout the lifecycle of the program or project Participates in the development, maintenance and improvement of the ASIC/FPGA organizational processes Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the development life cycle Leads the research and analysis of data, such as customer design proposal, specifications, and manuals to determine feasibility of design or application Selects components and equipment based on analysis of specifications and reliability May be a book boss on a medium proposal Establishes the overall ASIC/FPGA technical approach on large technical proposals May participate in multi-divisional or multi-company Integrated Product Team or working group May supervise or manage lower level employees Exercises considerable latitude in determining technical objectives of assignments Works on advanced applications that may result in new business for the company Knowledge, Skills and Abilities: Substantial use and understanding of ASIC/FPGA engineering concepts, principles, and theories Frequently contributes to the development of innovative principles and ideas Substantial understanding of company policies and practices Substantial understanding of ASIC/FPGA engineering processes Substantial awareness of business objectives and Engineering’s role in achieving Substantial proficiency in Microsoft Office applications Substantial written and verbal communications skills Ability to think creatively Ability to multi-task Substantial skill in communicating issues, impacts, and corrective actions Substantial ability to recognize and clearly report information relevant to sound engineering design Substantial understanding and ability to apply project leadership principles including SPI/CPI, Earned Value, Cost Account Management (CAM), and Statistical Process Controls Demonstrated ability to manage scope growth Frequent contact with all levels across the entire company Serves as consultant to management and customers on projects and applications May serve as company technical spokesperson Works under consultative direction on predetermined long-range objectives Assignments may be self-initiated Works on unusually complex problems and provides creative and innovative solutions May function in a Deputy Program Manager Engineering (DPME) role Identifies opportunities to apply AI for continuous improvement and innovation #LI-JH1 #LI-Hybrid Salary Note This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range USD $191,146.00 - USD $212,053.00 /Yr. Company Overview General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team! Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans |
| Salary Min | 191,146 |
| Salary Max | 212,053 |
| Salary Currency | USD |
| Salary Period | year |
| Source URL | https://careers-gdms.icims.com/jobs/72630/senior-principal-asic-fpga-engineer/job |
| Apply URL | https://careers-gdms.icims.com/jobs/72630/senior-principal-asic-fpga-engineer/job |
| First Seen At | 2026-05-31 18:41:15Z |
| Last Seen At | 2026-06-23 08:24:53Z |
| Last Checked At | 2026-06-23 08:24:53Z |
| Last Changed At | 2026-06-01 13:46:53Z |
| Inactive At | — |
| Source Posted At | 2026-05-18 04:00:00Z |
| Source Updated At | 2026-05-18 21:21:11Z |
| Raw Payload Uri | s3://job-postings-prod-raw-590183727216/raw/provider=icims/board=careers-gdms.icims.com/date=2026-06-23/2026-06-23T08-24-30-589Z-c1c35459634e500bd61e1bd7b0793531ae57907a75589372357ee34112c72851.json |
Event Fields
{
"content_hash": "a4893d6494e8dec5ca048260b0e7cb18793b4c11ed3be9d9242e14f06048e57b",
"source_hash": "be59212ff27bb5bbc0a99ea2f12701afa07ccee70cee0c8d823124358a2470ed",
"last_changed_at": "2026-06-01T13:46:53.715Z",
"active_status": "active"
}Parsed Structured
{
"dedupe": null,
"language": "en",
"location": {
"raw": "Boise, ID, US",
"city": "Boise",
"region": "ID",
"country": "United States",
"is_remote": false,
"confidence": 0.8
},
"salary_max": 212053,
"salary_min": 191146,
"inferred_at": "2026-06-23T08:24:53.689Z",
"launch_scope": {
"reason": "english_us_canada",
"included": true,
"language": "en",
"location": {
"raw": "Boise, ID, US",
"city": "Boise",
"region": "ID",
"country": "United States",
"is_remote": false,
"confidence": 0.8
},
"countries": [
"United States"
]
},
"remote_policy": "hybrid",
"salary_period": "year",
"workplace_type": "hybrid",
"salary_currency": "USD"
}Extensions
{}Native Structured
{
"json_ld": {
"url": "https://careers-gdms.icims.com/jobs/72630/senior-principal-asic-fpga-engineer/job",
"@type": "JobPosting",
"title": "Senior Principal ASIC FPGA Engineer",
"@context": "http://schema.org",
"datePosted": "2026-05-18T04:00:00.000Z",
"description": "<h2>Basic Qualifications </h2>\n<p><strong>Education Requirements:</strong></p>\n<p>Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 10 years of relevant experience; or Master's degree plus a minimum of 8 years of relevant experience.</p>\n<p> </p>\n<p><strong>Clearance Requirements:</strong></p>\n<p> Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.</p>\n<h2>Responsibilities for this Position</h2>\n<p><strong>Duties and Tasks:</strong></p>\n<ul>\n <li>Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments</li>\n <li>Determines architecture, system simulation and detailed design approach</li>\n <li>Defines module interfaces and all aspects of device design and simulation</li>\n <li>Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization</li>\n <li>Creates test and simulation plans that establish functional criteria</li>\n <li>Verifies test results and analyzes performance</li>\n <li>May also review vendor capabilities, foundry technologies, device libraries and simulation tools</li>\n <li>May lead or have significant contributions to technical subcontract management for medium to large subcontracts that may include SOW development, proposal evaluation, source selection, technicaloversight, and subcontractor work product evaluation and acceptance</li>\n <li>Reviews vendor capability to support product development</li>\n <li>Applies an expert understanding of the organizationally defined processes throughout the lifecycle of the program or project</li>\n <li>Participates in the development, maintenance and improvement of the ASIC/FPGA organizational processes</li>\n <li>Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the development life cycle</li>\n <li>Leads the research and analysis of data, such as customer design proposal, specifications, and manuals to determine feasibility of design or application</li>\n <li>Selects components and equipment based on analysis of specifications and reliability</li>\n <li>May be a book boss on a medium proposal</li>\n <li>Establishes the overall ASIC/FPGA technical approach on large technical proposals</li>\n <li>May participate in multi-divisional or multi-company Integrated Product Team or working group</li>\n <li>May supervise or manage lower level employees</li>\n <li>Exercises considerable latitude in determining technical objectives of assignments</li>\n <li>Works on advanced applications that may result in new business for the company</li>\n</ul>\n<p> </p>\n<p><strong>Knowledge, Skills and Abilities:</strong></p>\n<ul>\n <li>Substantial use and understanding of ASIC/FPGA engineering concepts, principles, and theories </li>\n <li>Frequently contributes to the development of innovative principles and ideas </li>\n <li>Substantial understanding of company policies and practices </li>\n <li>Substantial understanding of ASIC/FPGA engineering processes </li>\n <li>Substantial awareness of business objectives and Engineering’s role in achieving </li>\n <li>Substantial proficiency in Microsoft Office applications </li>\n <li>Substantial written and verbal communications skills </li>\n <li>Ability to think creatively</li>\n <li>Ability to multi-task </li>\n <li>Substantial skill in communicating issues, impacts, and corrective actions </li>\n <li>Substantial ability to recognize and clearly report information relevant to sound engineering design</li>\n <li>Substantial understanding and ability to apply project leadership principles including SPI/CPI, Earned Value, Cost Account Management (CAM), and Statistical Process Controls</li>\n <li>Demonstrated ability to manage scope growth </li>\n <li>Frequent contact with all levels across the entire company </li>\n <li>Serves as consultant to management and customers on projects and applications </li>\n <li>May serve as company technical spokesperson </li>\n <li>Works under consultative direction on predetermined long-range objectives </li>\n <li>Assignments may be self-initiated </li>\n <li>Works on unusually complex problems and provides creative and innovative solutions</li>\n <li>May function in a Deputy Program Manager Engineering (DPME) role</li>\n <li>Identifies opportunities to apply AI for continuous improvement and innovation</li>\n</ul>\n<p> </p>\n<p>#LI-JH1</p>\n<p>#LI-Hybrid</p>\n<h2>Salary Note</h2>This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.\n<h2>Combined Salary Range</h2>USD $191,146.00 - USD $212,053.00 /Yr.\n<h2>Company Overview</h2>\n<p>General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!</p>\n<p>Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans</p>",
"directApply": true,
"jobLocation": [
{
"@type": "Place",
"address": {
"@type": "PostalAddress",
"postalCode": "83712",
"addressRegion": "ID",
"streetAddress": "815 E Park Boulevard",
"addressCountry": "US",
"addressLocality": "Boise",
"postOfficeBoxNumber": "UNAVAILABLE"
}
},
{
"@type": "Place",
"address": {
"@type": "PostalAddress",
"postalCode": "UNAVAILABLE",
"addressRegion": "UNAVAILABLE",
"streetAddress": "UNAVAILABLE",
"addressCountry": "US",
"addressLocality": "Telework-Telework",
"postOfficeBoxNumber": "UNAVAILABLE"
}
}
],
"validThrough": "2027-05-18T04:00:00.000Z",
"employmentType": "OTHER",
"hiringOrganization": {
"name": "General Dynamics Mission Systems, Inc",
"@type": "Organization",
"sameAs": "https://gdmissionsystems.com/"
},
"occupationalCategory": "Engineering-Other"
},
"detail_meta": {
"url": "https://careers-gdms.icims.com/jobs/72630/senior-principal-asic-fpga-engineer/job?in_iframe=1",
"http_status": 200,
"content_type": "text/html;charset=UTF-8",
"response_bytes": 44424,
"compact_response_bytes": 7427,
"original_response_bytes": 44424
},
"sitemap_job": {
"id": "72630",
"url": "https://careers-gdms.icims.com/jobs/72630/senior-principal-asic-fpga-engineer/job",
"slug": "senior-principal-asic-fpga-engineer",
"lastmod": "2026-05-18T17:21:11-04:00"
},
"detail_errors": []
}Get this page with API
Rendered from the bluedoor Job Postings API. Reproduce it:
GET https://api.bluedoor.sh/job-postings/v1/jobs/41ce52898e838df562b90524fa09088e0a591c14?include=descriptionJSONGET https://api.bluedoor.sh/job-postings/v1/orgs/e6402653-8a5c-4195-a6aa-6434d4616247JSONGET https://api.bluedoor.sh/job-postings/v1/sources/50a48765-ecd2-4cf1-922c-f51ba44a14f5JSONGET https://api.bluedoor.sh/job-postings/v1/jobs/41ce52898e838df562b90524fa09088e0a591c14/eventsJSON