Home › Companies › Telesat › Senior FPGA Design Engineer
Senior FPGA Design Engineer
Telesat · Ottawa, Ontario · Hybrid · Active · Lever
Job facts
| Field | Value |
|---|---|
| Company | Telesat |
| Title | Senior FPGA Design Engineer |
| Normalized title | - |
| Department / team | Lightspeed System Development - Landing Stations and User Terminals / User Terminal Segment |
| Location | Ottawa, ON, Canada |
| Work model | Hybrid / Hybrid |
| Employment type | Full Time Hire (FTE With Benefits) |
| Salary | - |
| Status | active |
| ATS provider | Lever |
| Posted / first seen | 2026-06-15 / 2026-06-18 |
| Changed / last seen | 2026-06-18 / 2026-06-18 |
Related slices
| Page | What it contains | Open |
|---|---|---|
| Company jobs | Active postings from Telesat. | Open |
| Company breakdowns | Role, location, ATS, and work model facets for this company. | Open |
| ATS provider jobs | Active postings observed through Lever. | Open |
| Provider filtered search | The same provider as a filtered job collection. | Open |
| City jobs | Active postings in Ottawa. | Open |
| Department jobs | Active postings in Lightspeed System Development - Landing Stations and User Terminals. | Open |
| Work model jobs | Active Hybrid postings. | Open |
| Lifecycle events | Open, update, close, and reopen events for this posting. | Open |
| Original posting | Canonical source or apply URL captured from the ATS. | Open |
Linked records
| Company | Telesat |
| Source | ce97cc35-0bdf-4d03-a1a6-dc0e1138445e |
| ATS provider | Lever |
Description
Telesat (Nasdaq and TSX: TSAT) is a leading global satellite operator, providing reliable and secure satellite-delivered communications solutions worldwide to broadcast, telecommunications, corporate and government customers for over 55 years. Backed by a legacy of engineering excellence, reliability and industry-leading customer service, Telesat has grown to be one of the largest and most successful global satellite operators.
Telesat Lightspeed, our revolutionary Low Earth Orbit (LEO) satellite network, scheduled to begin service in 2027, will revolutionize global broadband connectivity for enterprise and Government users by delivering a combination of high capacity, security, resiliency and affordability with ultra-low latency and fiber-like speeds. Telesat is headquartered in Ottawa, Canada, and has offices and facilities around the world.
The company’s state-of-the-art Satellite fleet consists of 12 GEO satellites, the Canadian payload on ViaSat-1 and one LEO 3 demonstration satellite. For more information, follow Telesat on X and LinkedIn or visit www.telesat.com
We are seeking a highly skilled FPGA Designer to join our engineering team in Ottawa, supporting the development of advanced satellite modem technologies. In this role, you will own the design and delivery of FPGA subsystems from architecture definition through hardware validation, contributing to high-performance digital signal processing (DSP) implementations on FPGA platforms. You will work on systems enabling next-generation communications capabilities in demanding environments, requiring strong expertise in FPGA development, modem architectures, and high-speed data processing systems.
At Telesat, we take pride in being an equal opportunity employer that values equality in the workplace. We are committed to providing the best candidate experience possible including any required accommodations at every stage of our interview process. All qualified applicants that have been selected for an interview that require accommodations, are advised to inform the Telesat Talent team accordingly. We will work with you to meet your needs. All accommodation information provided will be treated as confidential.
Main Responsibilities
Own the design and implementation of FPGA-based digital modem components for satellite or wireless communication systems
Design high-throughput FPGA architectures supporting multi‑Gbps data paths and real-time processing constraints
Develop low-latency DSP blocks (e.g., modulation/demodulation, FEC, filtering, framing)
Translate system and algorithm requirements into efficient and scalable FPGA architectures
Perform RTL design using VHDL and/or Verilog/SystemVerilog
Integrate and optimize designs, including third-party FPGA IP cores, for performance, power, and resource utilization
Develop and execute verification plans, including simulation, testbench creation, and hardware validation
Support full FPGA design lifecycle including synthesis, timing closure, and lab bring-up
Work closely with system architects, algorithm developers, embedded software teams, and hardware engineers to ensure seamless integration
Support hardware bring-up, debugging, and system-level testing in lab environments
Contribute to documentation, design reviews, and continuous improvement of development processes
Participate in design trade-offs and performance analysis for future modem features
Education and Experience
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field
8+ years of experience in FPGA design and development (or equivalent combination of education and experience)
Strong proficiency in RTL design using VHDL and/or Verilog/SystemVerilog
Experience with FPGA toolchains (e.g., Xilinx Vivado, Intel Quartus)
Solid understanding of digital signal processing concepts and communication systems
Experience implementing high-speed data paths and pipelined architectures
Familiarity with simulation and verification tools (ModelSim, Questa, VCS, etc.)
Experience with hardware debugging tools (e.g., logic analyzers, ILA)
Strong problem-solving skills and ability to work in a collaborative team environment
Specialized Knowledge, Skills, and Abilities
Experience with satellite communications or wireless modem design
Knowledge of forward error correction (FEC) schemes (LDPC, Turbo, etc.) Familiarity
Familiarity with wideband or high-throughput modem systems (e.g., DVB-S2X, 5G PHY)
Experience with high-speed interfaces (e.g., JESD204, Ethernet, PCIe, SerDes)
Experience with FPGA SoC platforms and integration with embedded processors (e.g., ARM-based systems)
Exposure to high-level synthesis (HLS) tools and methodologies
Experience with MATLAB/Simulink or Python for algorithm development and validation
Understanding of fixed-point design and optimization techniques
Experience with modern verification methodologies (e.g., UVM, constrained-random, coverage-driven verification)
Experience working in Agile or iterative development environments
Soft Skills
Strong communication skills with the ability to clearly present technical concepts
Ability to manage multiple tasks and priorities in a fast-paced environment
Detail-oriented with a focus on quality and reliability
Proactive mindset with a passion for innovation and continuous learning
Working Conditions
Resource is required to be in office four (4) days weekly
Occasional international travel is required in this role
Must qualify for government clearance
Full job record
| Job ID | 40e2f24e1880a8a6b415b9013e4bf75d2d50e519 |
| Org ID | 174342dd-3d25-49be-ad47-11d85d0c042e |
| Source ID | ce97cc35-0bdf-4d03-a1a6-dc0e1138445e |
| Board ID | ce97cc35-0bdf-4d03-a1a6-dc0e1138445e |
| Provider | lever |
| Provider Job Key | c1add8f7-bb72-4ad9-8ae0-ea6a8dcf6045 |
| Title | Senior FPGA Design Engineer |
| Normalized Title | — |
| Status | active |
| Active | yes |
| Location Text | Ottawa, Ontario |
| Department | Lightspeed System Development - Landing Stations and User Terminals |
| Team | User Terminal Segment |
| Employment Type | Full Time Hire - (FTE with Benefits) |
| Workplace Type | hybrid |
| Remote Policy | hybrid |
| Country | Canada |
| Region | ON |
| City | Ottawa |
| Salary Raw | — |
| Salary Min | — |
| Salary Max | — |
| Salary Currency | — |
| Salary Period | — |
| Source URL | https://jobs.lever.co/telesat/c1add8f7-bb72-4ad9-8ae0-ea6a8dcf6045 |
| Apply URL | https://jobs.lever.co/telesat/c1add8f7-bb72-4ad9-8ae0-ea6a8dcf6045/apply |
| First Seen At | 2026-06-18 07:57:14Z |
| Last Seen At | 2026-06-18 07:57:14Z |
| Last Checked At | 2026-06-18 07:57:14Z |
| Last Changed At | 2026-06-18 07:57:14Z |
| Inactive At | — |
| Source Posted At | 2026-06-15 16:20:52Z |
| Source Updated At | — |
| Raw Payload Uri | s3://job-postings-prod-raw-590183727216/raw/provider=lever/board=telesat/date=2026-06-18/2026-06-18T07-57-14-458Z-3e0120131dc833d2179555ea29a17b64b15e4f1634ddcf70afa59b89a838ef93.json |
Event Fields
{
"content_hash": "9ac317a1cc8c3a23ee4237c269ef13cc03b8c2d88bc66e9a5ee75e251ce67f57",
"source_hash": "8a52f1fc658944377ee3962c62111dfa95a11acaa73d4d911011aa15841b919d",
"last_changed_at": "2026-06-18T07:57:14.667Z",
"active_status": "active"
}Parsed Structured
{
"language": "en",
"location": {
"raw": "Ottawa, Ontario",
"city": "Ottawa",
"region": "ON",
"country": "Canada",
"is_remote": false,
"confidence": 0.85
},
"salary_max": null,
"salary_min": null,
"inferred_at": "2026-06-18T07:57:14.657Z",
"launch_scope": {
"reason": "english_us_canada",
"included": true,
"language": "en",
"location": {
"raw": "Ottawa, Ontario",
"city": "Ottawa",
"region": "ON",
"country": "Canada",
"is_remote": false,
"confidence": 0.85
},
"countries": [
"Canada"
]
},
"remote_policy": "hybrid",
"salary_period": null,
"workplace_type": "hybrid",
"salary_currency": null
}Extensions
{}Native Structured
{
"lists": [
{
"text": "Main Responsibilities",
"content": "\n<li>Own the design and implementation of FPGA-based digital modem components for satellite or wireless communication systems</li>\n<li>Design high-throughput FPGA architectures supporting multi‑Gbps data paths and real-time processing constraints</li>\n<li>Develop low-latency DSP blocks (e.g., modulation/demodulation, FEC, filtering, framing)</li>\n<li>Translate system and algorithm requirements into efficient and scalable FPGA architectures</li>\n<li>Perform RTL design using VHDL and/or Verilog/SystemVerilog</li>\n<li>Integrate and optimize designs, including third-party FPGA IP cores, for performance, power, and resource utilization</li>\n<li>Develop and execute verification plans, including simulation, testbench creation, and hardware validation</li>\n<li>Support full FPGA design lifecycle including synthesis, timing closure, and lab bring-up</li>\n<li>Work closely with system architects, algorithm developers, embedded software teams, and hardware engineers to ensure seamless integration</li>\n<li>Support hardware bring-up, debugging, and system-level testing in lab environments</li>\n<li>Contribute to documentation, design reviews, and continuous improvement of development processes</li>\n<li>Participate in design trade-offs and performance analysis for future modem features</li>\n"
},
{
"text": "Education and Experience",
"content": "\n<li>Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field</li>\n<li>8+ years of experience in FPGA design and development (or equivalent combination of education and experience)</li>\n<li>Strong proficiency in RTL design using VHDL and/or Verilog/SystemVerilog</li>\n<li>Experience with FPGA toolchains (e.g., Xilinx Vivado, Intel Quartus)</li>\n<li>Solid understanding of digital signal processing concepts and communication systems</li>\n<li>Experience implementing high-speed data paths and pipelined architectures</li>\n<li>Familiarity with simulation and verification tools (ModelSim, Questa, VCS, etc.)</li>\n<li>Experience with hardware debugging tools (e.g., logic analyzers, ILA)</li>\n<li>Strong problem-solving skills and ability to work in a collaborative team environment</li>\n"
},
{
"text": "Specialized Knowledge, Skills, and Abilities",
"content": "\n<li>Experience with satellite communications or wireless modem design</li>\n<li>Knowledge of forward error correction (FEC) schemes (LDPC, Turbo, etc.) Familiarity</li>\n<li>Familiarity with wideband or high-throughput modem systems (e.g., DVB-S2X, 5G PHY)</li>\n<li>Experience with high-speed interfaces (e.g., JESD204, Ethernet, PCIe, SerDes)</li>\n<li>Experience with FPGA SoC platforms and integration with embedded processors (e.g., ARM-based systems)</li>\n<li>Exposure to high-level synthesis (HLS) tools and methodologies</li>\n<li>Experience with MATLAB/Simulink or Python for algorithm development and validation</li>\n<li>Understanding of fixed-point design and optimization techniques</li>\n<li>Experience with modern verification methodologies (e.g., UVM, constrained-random, coverage-driven verification)</li>\n<li>Experience working in Agile or iterative development environments</li>\n"
},
{
"text": "Soft Skills",
"content": "\n<li>Strong communication skills with the ability to clearly present technical concepts</li>\n<li>Ability to manage multiple tasks and priorities in a fast-paced environment</li>\n<li>Detail-oriented with a focus on quality and reliability</li>\n<li>Proactive mindset with a passion for innovation and continuous learning</li>\n"
},
{
"text": "Working Conditions",
"content": "\n<li>Resource is required to be in office four (4) days weekly</li>\n<li>Occasional international travel is required in this role</li>\n<li>Must qualify for government clearance</li>\n"
}
],
"country": "CA",
"createdAt": 1781540452898,
"updatedAt": null,
"categories": {
"team": "User Terminal Segment",
"location": "Ottawa, Ontario",
"commitment": "Full Time Hire - (FTE with Benefits)",
"department": "Lightspeed System Development - Landing Stations and User Terminals",
"allLocations": [
"Ottawa, Ontario"
]
},
"salaryRange": null,
"workplaceType": "hybrid"
}Get this page with API
Rendered from the bluedoor Job Postings API. Reproduce it:
GET https://api.bluedoor.sh/job-postings/v1/jobs/40e2f24e1880a8a6b415b9013e4bf75d2d50e519?include=descriptionJSONGET https://api.bluedoor.sh/job-postings/v1/orgs/174342dd-3d25-49be-ad47-11d85d0c042eJSONGET https://api.bluedoor.sh/job-postings/v1/sources/ce97cc35-0bdf-4d03-a1a6-dc0e1138445eJSONGET https://api.bluedoor.sh/job-postings/v1/jobs/40e2f24e1880a8a6b415b9013e4bf75d2d50e519/eventsJSON