MTS Digital Design Engineer

{
  "content_hash": "75092ab86380ea93943a2a84634e4bba78a124b89dcba9b0e2781b3f38310e60",
  "source_hash": "0254a4bc104c8322dfa054a59f86d779fbf5f653c5f1c93e8836094556b132fb",
  "last_changed_at": "2026-06-04T10:50:24.262Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "San Jose, CA, United States",
    "city": "San Jose",
    "region": "CA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.8
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-06T11:27:54.885Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "San Jose, CA, United States",
      "city": "San Jose",
      "region": "CA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.8
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": null,
  "workplace_type": null,
  "salary_currency": null
}

{}

{
  "detail": {
    "Id": "2505510",
    "Title": "MTS Digital Design Engineer",
    "media": [],
    "skills": [],
    "JobType": null,
    "Category": "Engineering, Design",
    "JobGrade": null,
    "JobLevel": null,
    "JobShift": null,
    "WorkDays": null,
    "WorkHours": null,
    "WorkYears": null,
    "Department": null,
    "HotJobFlag": false,
    "StudyLevel": "Masters",
    "WorkMonths": null,
    "WorkerType": null,
    "GeographyId": 300000001595640,
    "JobFamilyId": 300002294318458,
    "JobFunction": null,
    "JobSchedule": "Full time",
    "BusinessUnit": null,
    "ContractType": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": "Santa Clara",
        "Region2": "CA",
        "Region3": null,
        "Building": null,
        "Latitude": "37.41223",
        "Longitude": "-121.94241",
        "LocationId": 300000260403237,
        "PostalCode": "95134",
        "TownOrCity": "San Jose",
        "AddressLine1": "150 Rose Orchard Way",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "USCA70 ROSE ORCHARD SAN JOSE"
      }
    ],
    "ContentLocale": "en",
    "HiringManager": null,
    "LegalEmployer": null,
    "RequisitionId": 300007646353573,
    "WorkplaceType": "",
    "BusinessUnitId": 300000006107333,
    "OrganizationId": 300000001567031,
    "GeographyNodeId": 100002014132966,
    "JobFunctionCode": null,
    "LegalEmployerId": 300000001567031,
    "PrimaryLocation": "San Jose, CA, United States",
    "RequisitionType": "Professional - Exempt, IDL",
    "NumberOfOpenings": null,
    "WorkplaceTypeCode": null,
    "BeFirstToApplyFlag": false,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ExternalContactName": null,
    "ShortDescriptionStr": "",
    "ExternalContactEmail": null,
    "ExternalPostedEndDate": null,
    "OtherRequisitionTitle": null,
    "requisitionFlexFields": [],
    "ApplyWhenNotPostedFlag": true,
    "DomesticTravelRequired": null,
    "ExternalDescriptionStr": "<p><strong>MTS Digital Design Engineer</strong></p>\n<p><strong>onsemi</strong> is seeking an MTS Digital Design Engineer - New Product Development - Power Management, to join our growing team in San Jose, California. This group is responsible for development of Power management products including Multiphase controllers, smart power FETs and DC-DC converters for consumer, industrial, and automotive applications.&nbsp;</p>",
    "ObjectVerNumberProfile": "2",
    "PrimaryLocationCountry": "US",
    "CorporateDescriptionStr": "<div>\n <b>onsemi&nbsp;</b><span class=\"ui-provider\">(Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.<br></span>\n</div>\n<div>\n <span class=\"ui-provider\"><br></span>\n</div>\n<div>\n <p style=\"margin: 0in\"><b><span style=\"font-weight: normal\">More details about our company benefits can be found here:</span></b></p>\n <p style=\"margin: 0in\"><a href=\"https://www.onsemi.com/careers/career-benefits\" target=\"_blank\" rel=\"nofollow\">https://www.onsemi.com/careers/career-benefits</a></p>\n</div>",
    "ExternalPostedStartDate": "2026-05-20T00:55:23+00:00",
    "ExternalQualificationsStr": "<p><strong>Minimum Requirements</strong></p>\n<ul>\n <li>BS in Electrical Engineering or related 17 or more years of experience, or MS with 15 or more years of experience&nbsp;</li>\n <li>The ideal candidate should have thorough understanding of the end-to-end digital design flow in order to accurately and efficiently collaborate with all members of the technical staff, both analog and digital, regarding overall project development progress and status</li>\n <li>Solid understanding of RTL design, CDC, ASIC synthesis, timing analysis and CDC, P&amp;R, UPF and system Verilog (assertion)</li>\n <li>Solid understanding of Verilog, TCL and Perl/Python/XML programming languages</li>\n <li>Experience in developing ASIC/Mixed signal ICs for various Power Converters such as multiphase converter, DC-DC PMIC/POL, AC-DC converters, LED drivers&nbsp;</li>\n <li>Good understanding of topologies and architectures for Constant-on-time, Peak, and Valley Current/Voltage Mode control mechanism, Hysteretic, Multi-Phase Controllers, and Smart Power Stages</li>\n <li>Understanding of digital architecture trade-offs for power, performance, and area</li>\n <li>Solid track record of releasing complex ICs to market&nbsp;</li>\n <li>Goal and outcome-focused with the ability to handle multiple projects within the team&nbsp;</li>\n <li>Ability to clearly articulate issues, challenges, and concerns to all levels of management&nbsp;</li>\n <li>Must have good written and verbal cross-functional communication skills</li>\n <li>Experience with microprocessor interconnects and integrating peripherals into the interconnect</li>\n <li>Strong verbal and written communication skills&nbsp;</li>\n <li>Ability to quickly ramp on new systems and processes&nbsp;</li>\n <li>Demonstrated strong interpersonal, analytical and problem-solving skills&nbsp;</li>\n <li>Ability to work in teams and collaborate effectively with people in different functions&nbsp;</li>\n <li>Ability to take the initiative and drive for results&nbsp;</li>\n <li>Strong time management skills that enable on-time project delivery&nbsp;</li>\n</ul>",
    "InternalQualificationsStr": "<p><strong>Minimum Requirements</strong></p>\n<ul>\n <li>BS in Electrical Engineering or related 17 or more years of experience, or MS with 15 or more years of experience&nbsp;</li>\n <li>The ideal candidate should have thorough understanding of the end-to-end digital design flow in order to accurately and efficiently collaborate with all members of the technical staff, both analog and digital, regarding overall project development progress and status</li>\n <li>Solid understanding of RTL design, CDC, ASIC synthesis, timing analysis and CDC, P&amp;R, UPF and system Verilog (assertion)</li>\n <li>Solid understanding of Verilog, TCL and Perl/Python/XML programming languages</li>\n <li>Experience in developing ASIC/Mixed signal ICs for various Power Converters such as multiphase converter, DC-DC PMIC/POL, AC-DC converters, LED drivers&nbsp;</li>\n <li>Good understanding of topologies and architectures for Constant-on-time, Peak, and Valley Current/Voltage Mode control mechanism, Hysteretic, Multi-Phase Controllers, and Smart Power Stages</li>\n <li>Understanding of digital architecture trade-offs for power, performance, and area</li>\n <li>Solid track record of releasing complex ICs to market&nbsp;</li>\n <li>Goal and outcome-focused with the ability to handle multiple projects within the team&nbsp;</li>\n <li>Ability to clearly articulate issues, challenges, and concerns to all levels of management&nbsp;</li>\n <li>Must have good written and verbal cross-functional communication skills</li>\n <li>Experience with microprocessor interconnects and integrating peripherals into the interconnect</li>\n <li>Strong verbal and written communication skills&nbsp;</li>\n <li>Ability to quickly ramp on new systems and processes&nbsp;</li>\n <li>Demonstrated strong interpersonal, analytical and problem-solving skills&nbsp;</li>\n <li>Ability to work in teams and collaborate effectively with people in different functions&nbsp;</li>\n <li>Ability to take the initiative and drive for results&nbsp;</li>\n <li>Strong time management skills that enable on-time project delivery&nbsp;</li>\n</ul>",
    "OrganizationDescriptionStr": "<span>We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work.</span><span></span>\n<div>\n <br/>\n</div>\n<div>\n <br/>\n</div>\n<div>\n <b>onsemi</b>&nbsp;is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, ethnicity, color, religion, ancestry, national origin, age, marital status, pregnancy, sex, sexual orientation, physical or mental disability, medical condition, genetic information, military or veteran status, gender identity, gender expression, or any other protected category under applicable federal, state, or local laws.\n</div>\n<div>\n <br/>\n</div>\n<div>\n If you are an individual with a disability and require a reasonable accommodation to complete any part of the application process, or are limited in the ability or unable to access or use this online application process and need an alternative method for applying, you may contact&nbsp;<span><a href=\"mailto:[email protected]\" target=\"_blank\">[email protected]</a></span> for assistance.\n</div>",
    "primaryLocationCoordinates": [
      {
        "Latitude": "37.33865",
        "Longitude": "-121.88542",
        "CountryCode": "US",
        "GeographyId": 300000001595640,
        "GeographyNodeId": 100002014132966
      }
    ],
    "ExternalResponsibilitiesStr": "<p>In this role, you will focus on the following:</p>\n<ul>\n <li>Mentor junior Analog IC design engineers&nbsp;&nbsp;</li>\n <li>Lead a Digital IC design team with product ownership and responsibility from definition to release to manufacturing</li>\n <li>The candidate will lead the digital design architecture, digital RTL, low power design, synthesis and timing analysis, and behavioral coding teams for the power management chips as well as executing various tool flows for IP quality control</li>\n <li>The candidate will be able to work as part of a large and focused team of engineers and will be able to collaborate successfully as needed with design architects, digital verification, project management, and digital and analog design teams in multiple worldwide geographies</li>\n <li>Drive architecture to micro-architecture to RTL implementation with the refining of features requirements throughout the design process</li>\n <li>Support the bring-up of various features at a system level in various pre-silicon platforms like SOCV, Emulation, FPGA.</li>\n <li>Own technical outcome of design, verification, implementation, and execution of Power Management ICs with complexities that can span from simple regulators to complex designs, control loops, and digital interfaces&nbsp;</li>\n <li>Define the overall product strategy and roadmap in alignment with the company's objectives, market trends, and customer needs&nbsp;</li>\n <li>Understand project goals, create a realistic schedule and resource plan, track execution schedule to plan, monitor progress, and provide full clarity to the team on the goals and objectives&nbsp;</li>\n <li>Identify, recommend, and implement new systems, tools, processes, and technologies to improve design, reuse organizational processes and decision-making</li>\n <li>Lead and support Customer issues, Production issues, FW and System development, Failure Analysis</li>\n <li>Support post-silicon validation activities for your designs.</li>\n</ul>",
    "InternalResponsibilitiesStr": "<p>In this role, you will focus on the following:</p>\n<ul>\n <li>Mentor junior Analog IC design engineers&nbsp;&nbsp;</li>\n <li>Lead a Digital IC design team with product ownership and responsibility from definition to release to manufacturing</li>\n <li>The candidate will lead the digital design architecture, digital RTL, low power design, synthesis and timing analysis, and behavioral coding teams for the power management chips as well as executing various tool flows for IP quality control</li>\n <li>The candidate will be able to work as part of a large and focused team of engineers and will be able to collaborate successfully as needed with design architects, digital verification, project management, and digital and analog design teams in multiple worldwide geographies</li>\n <li>Drive architecture to micro-architecture to RTL implementation with the refining of features requirements throughout the design process</li>\n <li>Support the bring-up of various features at a system level in various pre-silicon platforms like SOCV, Emulation, FPGA.</li>\n <li>Own technical outcome of design, verification, implementation, and execution of Power Management ICs with complexities that can span from simple regulators to complex designs, control loops, and digital interfaces&nbsp;</li>\n <li>Define the overall product strategy and roadmap in alignment with the company's objectives, market trends, and customer needs&nbsp;</li>\n <li>Understand project goals, create a realistic schedule and resource plan, track execution schedule to plan, monitor progress, and provide full clarity to the team on the goals and objectives&nbsp;</li>\n <li>Identify, recommend, and implement new systems, tools, processes, and technologies to improve design, reuse organizational processes and decision-making</li>\n <li>Lead and support Customer issues, Production issues, FW and System development, Failure Analysis</li>\n <li>Support post-silicon validation activities for your designs.</li>\n</ul>",
    "InternationalTravelRequired": null
  },
  "list_job": {
    "Id": "2505510",
    "Title": "MTS Digital Design Engineer",
    "JobType": null,
    "Distance": 1779235200000,
    "JobShift": null,
    "Language": "US",
    "WorkDays": null,
    "JobFamily": null,
    "Relevancy": 2,
    "WorkHours": null,
    "Department": null,
    "HotJobFlag": false,
    "PostedDate": "2026-05-20",
    "StudyLevel": null,
    "WorkerType": null,
    "GeographyId": 300000001595640,
    "JobFunction": null,
    "JobSchedule": null,
    "BusinessUnit": null,
    "ContractType": null,
    "ManagerLevel": null,
    "Organization": null,
    "TrendingFlag": false,
    "workLocation": [
      {
        "Country": "US",
        "Region1": "Santa Clara",
        "Region2": "CA",
        "Region3": null,
        "Building": null,
        "Latitude": 37.41223,
        "Longitude": -121.94241,
        "LocationId": 300000260403237,
        "PostalCode": "95134",
        "TownOrCity": "San Jose",
        "AddressLine1": "150 Rose Orchard Way",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "USCA70 ROSE ORCHARD SAN JOSE"
      }
    ],
    "LegalEmployer": null,
    "MediaThumbURL": null,
    "WorkplaceType": "",
    "BusinessUnitId": 300000006107333,
    "OrganizationId": 300000001567031,
    "PostingEndDate": null,
    "LegalEmployerId": 300000001567031,
    "PrimaryLocation": "San Jose, CA, United States",
    "WorkDurationYears": null,
    "WorkplaceTypeCode": null,
    "BeFirstToApplyFlag": false,
    "WorkDurationMonths": null,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ShortDescriptionStr": "",
    "requisitionFlexFields": [],
    "DomesticTravelRequired": null,
    "PrimaryLocationCountry": "US",
    "ExternalQualificationsStr": null,
    "ExternalResponsibilitiesStr": null,
    "InternationalTravelRequired": null
  },
  "detail_meta": {
    "url": "https://hctz.fa.us2.oraclecloud.com/hcmRestApi/resources/latest/recruitingCEJobRequisitionDetails?expand=all&onlyData=true&finder=ById;Id=%222505510%22,siteNumber=cx_1001",
    "http_status": 200,
    "content_type": "application/json",
    "response_bytes": 13946
  },
  "detail_errors": []
}