bluedoor data·Job Postings API·bluedoor.sh ↗

HomeCompaniesCareers Latticesemi Icims ComProduct Test Engineer

Product Test Engineer

Careers Latticesemi Icims Com · Hillsboro, OR, US · Active · iCIMS

Job facts

FieldValue
CompanyCareers Latticesemi Icims Com
TitleProduct Test Engineer
Normalized title-
Department / teamOperations/Manufacturing
LocationHillsboro, OR, United States
Work model-
Employment typeFull Time
Salary-
Statusactive
ATS provideriCIMS
Posted / first seen2026-05-28 / 2026-05-31
Changed / last seen2026-06-06 / 2026-06-06

Related slices

PageWhat it containsOpen
Company jobsActive postings from Careers Latticesemi Icims Com.Open
Company breakdownsRole, location, ATS, and work model facets for this company.Open
ATS provider jobsActive postings observed through iCIMS.Open
Provider filtered searchThe same provider as a filtered job collection.Open
City jobsActive postings in Hillsboro.Open
Department jobsActive postings in Operations/Manufacturing.Open
Lifecycle eventsOpen, update, close, and reopen events for this posting.Open
Original postingCanonical source or apply URL captured from the ATS.Open

Linked records

CompanyCareers Latticesemi Icims Com
Source333bd52c-d270-4ffb-884d-96d5ce6e1787
ATS provideriCIMS

Description

Lattice Overview There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for. Responsibilities & Skills Job Description SummaryProduct Test Engineering is part of Lattice’s Manufacturing Operations group and is the link between Silicon Design and Volume Production. Its primary mission is to define and develop full chip verification and validation content to enable leading ATE manufacturing capability with world-class cost and quality levels for all new products at Lattice.Product Test Engineers are involved in the early feasibility stage of product development to assure proper planning for both Design for Test and Design for Manufacturability. Test planning also involves the selection and or development of the test equipment to be used in Manufacturing to achieve cost and quality goals. Product Test Engineering develops all ATE full chip verification tests prior to tape out and then validates the yield and performance of the product over temperature, voltage and wafer process variation. Test coverage goals, metrics, fault grading, and test coverage are critical activities of PTE. Product Test Engineering develops and transfers a complete manufacturing solution to Lattice’s worldwide Operations Group.Product Test Engineering needs innovative and high energy individuals to execute the tasks required to meet our objectives. The job develops very broad knowledge, and technical skill sets in the semiconductor industry as it is involved in every stage of product development. Thus, candidates need to possess the ability to acquire new skills and expertise rapidly. Communication skills are critical, since the Product Test Engineering team has key interactions with every other technical group in the company including Design, Applications, System Validation, Software, Manufacturing, Product Engineering, Marketing, Quality and Reliability. Responsibilities • Develop test plans using established methodologies targeted on chip IP functions and features.• Design and implement test circuits using FPGA fabric and embedded IP using Lattice’s proprietary design SW.• Develop scripts to automate test generation and own Pre-Si verification of content to ensure Si readiness.• Execute Post-Si pattern validation using wafer-level ATE, package-level ATE, and package-level bench platforms across process, temperature, and voltage conditions.• Identify and analyze to root cause product marginalities, communicating and coordinating root cause closure to appropriate cross-functional team (eg. Applications Engineering, Design Engineering, etc.)• Take ownership of IP content development and drive any issues to resolution.• Plan and execute test content delivery to meet or exceed schedules required for internal and external customers samples.• Extract coverage metrics of test patterns using fault grading and review for coverage improvements. Required Skills • BS degree (Electrical, Electronics or Computer Engineering) with 8 years of industry experience, or• MS degree (Electrical, Electronics or Computer Engineering) with 6 years of industry experience• Good working knowledge of semiconductor devices and test methodologies• Experience in ATE test program development, integration and debug on Nextest Magnum, Advantest T2K or Teradyne UltraFLEX preferred.• Experience in IC characterization and/or failure analysis using various bench tools (i.e. Oscilloscope, Pattern Generators, Data Timing Generator, Multimeters, etc)• Experience with WAT/etest, wafer sort, package assembly, final test (i.e. full backend IC process)• Experience in Programmable Logic is desired• Experience in RTL Design, Design Verification an advantage• Knowledge in test, DFT methodologies (ie. scan, BIST), memory test, and fault grade methodologies an advantage• Knowledge in Hardware Description Language such as Verilog or VHDL an advantage• Knowledge in programming languages (ie. Python, C++)• Excellent verbal and written skills. Demonstrated ability to work with multiple groups and across cultures• Good analytical and problem-solving abilities• Strong Windows, Unix, and MS Office skills• Curious with strong self-motivation to learn and explore

Full job record

Job ID339e7a691298c91f0efa679ff362972f5bf26deb
Org ID959cab7a-f3a8-43a5-a974-5a62f522424b
Source ID333bd52c-d270-4ffb-884d-96d5ce6e1787
Board ID333bd52c-d270-4ffb-884d-96d5ce6e1787
Providericims
Provider Job Key3666
TitleProduct Test Engineer
Normalized Title
Statusactive
Activeyes
Location TextHillsboro, OR, US
DepartmentOperations/Manufacturing
Team
Employment Typefull_time
Workplace Type
Remote Policy
CountryUnited States
RegionOR
CityHillsboro
Salary RawLattice Overview There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for. Responsibilities & Skills Job Description SummaryProduct Test Engineering is part of Lattice’s Manufacturing Operations group and is the link between Silicon Design and Volume Production. Its primary mission is to define and develop full chip verification and validation content to enable leading ATE manufacturing capability with world-class cost and quality levels for all new products at Lattice.Product Test Engineers are involved in the early feasibility stage of product development to assure proper planning for both Design for Test and Design for Manufacturability. Test planning also involves the selection and or development of the test equipment to be used in Manufacturing to achieve cost and quality goals. Product Test Engineering develops all ATE full chip verification tests prior to tape out and then validates the yield and performance of the product over temperature, voltage and wafer process variation. Test coverage goals, metrics, fault grading, and test coverage are critical activities of PTE. Product Test Engineering develops and transfers a complete manufacturing solution to Lattice’s worldwide Operations Group.Product Test Engineering needs innovative and high energy individuals to execute the tasks required to meet our objectives. The job develops very broad knowledge, and technical skill sets in the semiconductor industry as it is involved in every stage of product development. Thus, candidates need to possess the ability to acquire new skills and expertise rapidly. Communication skills are critical, since the Product Test Engineering team has key interactions with every other technical group in the company including Design, Applications, System Validation, Software, Manufacturing, Product Engineering, Marketing, Quality and Reliability. Responsibilities • Develop test plans using established methodologies targeted on chip IP functions and features.• Design and implement test circuits using FPGA fabric and embedded IP using Lattice’s proprietary design SW.• Develop scripts to automate test generation and own Pre-Si verification of content to ensure Si readiness.• Execute Post-Si pattern validation using wafer-level ATE, package-level ATE, and package-level bench platforms across process, temperature, and voltage conditions.• Identify and analyze to root cause product marginalities, communicating and coordinating root cause closure to appropriate cross-functional team (eg. Applications Engineering, Design Engineering, etc.)• Take ownership of IP content development and drive any issues to resolution.• Plan and execute test content delivery to meet or exceed schedules required for internal and external customers samples.• Extract coverage metrics of test patterns using fault grading and review for coverage improvements. Required Skills • BS degree (Electrical, Electronics or Computer Engineering) with 8 years of industry experience, or• MS degree (Electrical, Electronics or Computer Engineering) with 6 years of industry experience• Good working knowledge of semiconductor devices and test methodologies• Experience in ATE test program development, integration and debug on Nextest Magnum, Advantest T2K or Teradyne UltraFLEX preferred.• Experience in IC characterization and/or failure analysis using various bench tools (i.e. Oscilloscope, Pattern Generators, Data Timing Generator, Multimeters, etc)• Experience with WAT/etest, wafer sort, package assembly, final test (i.e. full backend IC process)• Experience in Programmable Logic is desired• Experience in RTL Design, Design Verification an advantage• Knowledge in test, DFT methodologies (ie. scan, BIST), memory test, and fault grade methodologies an advantage• Knowledge in Hardware Description Language such as Verilog or VHDL an advantage• Knowledge in programming languages (ie. Python, C++)• Excellent verbal and written skills. Demonstrated ability to work with multiple groups and across cultures• Good analytical and problem-solving abilities• Strong Windows, Unix, and MS Office skills• Curious with strong self-motivation to learn and explore
Salary Min
Salary Max
Salary Currency
Salary Period
Source URLhttps://careers-latticesemi.icims.com/jobs/3666/product-eng-3/job
Apply URLhttps://careers-latticesemi.icims.com/jobs/3666/product-eng-3/job
First Seen At2026-05-31 18:38:22Z
Last Seen At2026-06-06 19:52:53Z
Last Checked At2026-06-06 19:52:53Z
Last Changed At2026-06-06 19:52:53Z
Inactive At
Source Posted At2026-05-28 04:00:00Z
Source Updated At2026-06-06 19:04:35Z
Raw Payload Uris3://job-postings-prod-raw-590183727216/raw/provider=icims/board=careers-latticesemi.icims.com/date=2026-06-06/2026-06-06T19-52-49-865Z-14bdc7e0eaa89649d880f3bec0d75da63ad673ebb0c7b427a3c70f6ebd7b4021.json
Event Fields
{
  "content_hash": "9f8567bffa28ccd7bf960c19c40ddf2d2ee7b680c4d9c027ba3cd586ca48f714",
  "source_hash": "df1a5e72ddf346f9dd7ee724661a4473bde629ed089934f57bc4fb63860e78f0",
  "last_changed_at": "2026-06-06T19:52:53.006Z",
  "active_status": "active"
}
Parsed Structured
{
  "language": "en",
  "location": {
    "raw": "Hillsboro, OR, US",
    "city": "Hillsboro",
    "region": "OR",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.8
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-06T19:52:52.969Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Hillsboro, OR, US",
      "city": "Hillsboro",
      "region": "OR",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.8
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": null,
  "workplace_type": null,
  "salary_currency": null
}
Extensions
{}
Native Structured
{
  "json_ld": {
    "url": "https://careers-latticesemi.icims.com/jobs/3666/product-test-engineer/job",
    "@type": "JobPosting",
    "title": "Product Test Engineer",
    "@context": "http://schema.org",
    "datePosted": "2026-05-28T04:00:00.000Z",
    "description": "<h2>Lattice Overview</h2>There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.\n<h2>Responsibilities & Skills</h2>Job Description SummaryProduct Test Engineering is part of Lattice’s Manufacturing Operations group and is the link between Silicon Design and Volume Production. Its primary mission is to define and develop full chip verification and validation content to enable leading ATE manufacturing capability with world-class cost and quality levels for all new products at Lattice.Product Test Engineers are involved in the early feasibility stage of product development to assure proper planning for both Design for Test and Design for Manufacturability. Test planning also involves the selection and or development of the test equipment to be used in Manufacturing to achieve cost and quality goals. Product Test Engineering develops all ATE full chip verification tests prior to tape out and then validates the yield and performance of the product over temperature, voltage and wafer process variation. Test coverage goals, metrics, fault grading, and test coverage are critical activities of PTE. Product Test Engineering develops and transfers a complete manufacturing solution to Lattice’s worldwide Operations Group.Product Test Engineering needs innovative and high energy individuals to execute the tasks required to meet our objectives. The job develops very broad knowledge, and technical skill sets in the semiconductor industry as it is involved in every stage of product development. Thus, candidates need to possess the ability to acquire new skills and expertise rapidly. Communication skills are critical, since the Product Test Engineering team has key interactions with every other technical group in the company including Design, Applications, System Validation, Software, Manufacturing, Product Engineering, Marketing, Quality and Reliability. \n<p><strong>Responsibilities</strong>•    Develop test plans using established methodologies targeted on chip IP functions and features.•    Design and implement test circuits using FPGA fabric and embedded IP using  Lattice’s proprietary design SW.•    Develop scripts to automate test generation and own Pre-Si verification of content to ensure Si readiness.•    Execute Post-Si pattern validation using wafer-level ATE, package-level ATE, and package-level bench platforms across process, temperature, and voltage conditions.•    Identify and analyze to root cause product marginalities, communicating and coordinating root cause closure to appropriate cross-functional team (eg. Applications Engineering, Design Engineering, etc.)•    Take ownership of IP content development and drive any issues to resolution.•    Plan and execute test content delivery to meet or exceed schedules required for internal and external customers samples.•    Extract coverage metrics of test patterns using fault grading and review for coverage improvements. </p>\n<p><strong>Required Skills</strong>•    BS degree (Electrical, Electronics or Computer Engineering) with 8 years of industry experience, or•    MS degree (Electrical, Electronics or Computer Engineering) with 6 years of industry experience•    Good working knowledge of semiconductor devices and test methodologies•    Experience in ATE test program development, integration and debug on Nextest Magnum, Advantest T2K or Teradyne UltraFLEX preferred.•    Experience in IC characterization and/or failure analysis using various bench tools (i.e. Oscilloscope, Pattern Generators, Data Timing Generator, Multimeters, etc)•    Experience with WAT/etest, wafer sort, package assembly, final test (i.e. full backend IC process)•    Experience in Programmable Logic is desired•    Experience in RTL Design, Design Verification an advantage•    Knowledge in test, DFT methodologies (ie. scan, BIST), memory test, and fault grade methodologies an advantage•    Knowledge in Hardware Description Language such as Verilog or VHDL an advantage•    Knowledge in programming languages (ie. Python, C++)•    Excellent verbal and written skills.  Demonstrated ability to work with multiple groups and across cultures•    Good analytical and problem-solving abilities•    Strong Windows, Unix, and MS Office skills•    Curious with strong self-motivation to learn and explore</p>",
    "directApply": true,
    "jobLocation": [
      {
        "@type": "Place",
        "address": {
          "@type": "PostalAddress",
          "postalCode": "UNAVAILABLE",
          "addressRegion": "OR",
          "streetAddress": "UNAVAILABLE",
          "addressCountry": "US",
          "addressLocality": "Hillsboro",
          "postOfficeBoxNumber": "UNAVAILABLE"
        }
      }
    ],
    "validThrough": "2027-05-28T04:00:00.000Z",
    "employmentType": "FULL_TIME",
    "hiringOrganization": {
      "name": "Lattice Semiconductor",
      "@type": "Organization",
      "sameAs": "https://careers-latticesemi.icims.com/jobs/intro"
    },
    "occupationalCategory": "Operations/Manufacturing"
  },
  "detail_meta": {
    "url": "https://careers-latticesemi.icims.com/jobs/3666/product-eng-3/job?in_iframe=1",
    "http_status": 200,
    "content_type": "text/html;charset=UTF-8",
    "response_bytes": 37418,
    "compact_response_bytes": 6543,
    "original_response_bytes": 37418
  },
  "sitemap_job": {
    "id": "3666",
    "url": "https://careers-latticesemi.icims.com/jobs/3666/product-eng-3/job",
    "slug": "product-eng-3",
    "lastmod": "2026-06-06T15:04:35-04:00"
  },
  "detail_errors": []
}
Get this page with API

Rendered from the bluedoor Job Postings API. Reproduce it:

GET https://api.bluedoor.sh/job-postings/v1/jobs/339e7a691298c91f0efa679ff362972f5bf26deb?include=descriptionJSON
GET https://api.bluedoor.sh/job-postings/v1/orgs/959cab7a-f3a8-43a5-a974-5a62f522424bJSON
GET https://api.bluedoor.sh/job-postings/v1/sources/333bd52c-d270-4ffb-884d-96d5ce6e1787JSON
GET https://api.bluedoor.sh/job-postings/v1/jobs/339e7a691298c91f0efa679ff362972f5bf26deb/eventsJSON