Staff Engineer - ASIC Verification

{
  "content_hash": "4d5f8e810d0e2b10c6b43c4e87f6cb1bc95fb941aedfdf414c557db06911c3bd",
  "source_hash": "265a90b8905299c6ab8093d39c1d86d5814281a87bad349ba228cc6cbc830700",
  "last_changed_at": "2026-06-06T11:52:08.031Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "United States",
    "city": null,
    "region": null,
    "country": "United States",
    "is_remote": false,
    "confidence": 0.8
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-06T11:52:07.638Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "United States",
      "city": null,
      "region": null,
      "country": "United States",
      "is_remote": false,
      "confidence": 0.8
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": "hybrid",
  "salary_period": null,
  "workplace_type": "hybrid",
  "salary_currency": null
}

{}

{
  "detail": {
    "Id": "24708",
    "Title": "Staff Engineer - ASIC Verification",
    "media": [],
    "skills": [],
    "JobType": "Experienced",
    "Category": "Applied R&D",
    "JobGrade": null,
    "JobLevel": null,
    "JobShift": null,
    "WorkDays": null,
    "WorkHours": null,
    "WorkYears": null,
    "Department": null,
    "HotJobFlag": false,
    "StudyLevel": "Master’s degree",
    "WorkMonths": null,
    "WorkerType": null,
    "GeographyId": 300000000480126,
    "JobFamilyId": 300000009357764,
    "JobFunction": "Digital Hardware",
    "JobSchedule": "Full time",
    "BusinessUnit": null,
    "ContractType": null,
    "Organization": null,
    "TrendingFlag": true,
    "workLocation": [
      {
        "Country": "US",
        "Region1": null,
        "Region2": "California",
        "Region3": null,
        "Building": null,
        "Latitude": "37.23374",
        "Longitude": "-121.79069",
        "LocationId": 300000892203500,
        "PostalCode": "95119-1200",
        "TownOrCity": "San Jose",
        "AddressLine1": "6373 San Ignacio Avenue",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "Infinera San Ignacio Av FAB 2.0"
      }
    ],
    "ContentLocale": "en",
    "HiringManager": null,
    "LegalEmployer": null,
    "RequisitionId": 300001318259932,
    "WorkplaceType": "Hybrid",
    "BusinessUnitId": 300000006664259,
    "OrganizationId": 300000806569848,
    "GeographyNodeId": 100000448855450,
    "JobFunctionCode": "DHA",
    "LegalEmployerId": 300001149319675,
    "PrimaryLocation": "United States",
    "RequisitionType": "Standard (Internal & External)",
    "NumberOfOpenings": null,
    "WorkplaceTypeCode": "ORA_HYBRID",
    "BeFirstToApplyFlag": false,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ExternalContactName": null,
    "ShortDescriptionStr": "We are seeking an ASIC Verification Engineer with a solid ASIC/FPGA verification test strategy & development and debugging skills.\"",
    "ExternalContactEmail": null,
    "ExternalPostedEndDate": null,
    "OtherRequisitionTitle": null,
    "requisitionFlexFields": [
      {
        "Value": "No",
        "Prompt": "Will NSA/CAPS approval be required? (E.g., accessing a US Customer Network?)",
        "ControlType": "SingleChoiceList",
        "SequenceNumber": 5
      },
      {
        "Value": "Individual contributor",
        "Prompt": "Role Type",
        "ControlType": null,
        "SequenceNumber": 8
      },
      {
        "Value": "US Salary range: $139,283.72 - $258,669.77 \n* Plus potential incentive/variable compensation for eligible roles",
        "Prompt": "US/Canada Salary Range",
        "ControlType": "TextArea",
        "SequenceNumber": 12
      }
    ],
    "ApplyWhenNotPostedFlag": null,
    "DomesticTravelRequired": null,
    "ExternalDescriptionStr": "<p><span style=\"font-family:&quot;Aptos&quot;,sans-serif;\"><span style=\"font-size:11.0pt;\">&nbsp;We are seeking an ASIC Verification Engineer with a solid ASIC/FPGA verification test strategy &amp; development and debugging skills.\"The&nbsp;<strong>Network Infrastructure&nbsp;</strong>group is at the heart of a revolution to connectivity, pushing the boundaries to deliver more and faster network capacity to people worldwide through our ambition, innovation, and technical expertise</span></span><span style=\"font-family:&quot;Arial&quot;,sans-serif;\"><span style=\"font-size:11.0pt;\">​.&nbsp;</span></span><span style=\"font-family:&quot;Aptos&quot;,sans-serif;\"><span style=\"font-size:11.0pt;\">Join&nbsp;<strong>Optical Networks division</strong>, where innovation meets scale in the AI-driven data center era. With the recent acquisition of Infinera, we’ve united two industry leaders to create an optical networking powerhouse—combining cutting-edge technology with proven leadership to redefine the future of connectivity.</span></span><br><br>&nbsp;</p>",
    "ObjectVerNumberProfile": null,
    "PrimaryLocationCountry": "US",
    "CorporateDescriptionStr": "<p class=\"MsoNormal\" style=\"margin-bottom:0cm;\"><b><span>Come create the technology that helps the world act together<br/> </span></b><span><br/> Nokia is committed to innovation and technology leadership across mobile, fixed and cloud networks. Your career here will have a positive impact on people’s lives and will help us build the capabilities needed for a more productive, sustainable, and inclusive world.<br/> We challenge ourselves to create an inclusive way of working where we are open to new ideas, empowered to take risks and fearless to bring our authentic selves to work<br/> <br/> <b>What we offer<br/> </b><span>&nbsp;</span><br/> Nokia offers continuous learning opportunities, well-being programs to support you mentally and physically, opportunities to join and get supported by employee resource groups, mentoring programs and highly diverse teams with an inclusive culture where people thrive and are empowered.<br/> <br/> <b>Nokia is committed to inclusion and is an equal opportunity employer<br/> </b><br/> Nokia has received the following recognitions for its commitment to inclusion &amp; equality:<br/></span></p>\n<ul>\n <li><span> One of the World’s Most Ethical Companies by Ethisphere</span></li>\n <li><span> Gender-Equality Index by Bloomberg</span></li>\n <li><span> Workplace Pride Global Benchmark</span></li>\n</ul>\n<div>\n <br/>\n</div> At Nokia, we act inclusively and respect the uniqueness of people. Nokia’s employment decisions are made regardless of race, color, national or ethnic origin, religion, gender, sexual orientation, gender identity or expression, age, marital status, disability, protected veteran status or other characteristics protected by law. <br/> We are committed to a culture of inclusion built upon our core value of respect. <br/><br/> \n<div>\n Join us and be part of a company where you will feel included and empowered to succeed.\n</div>",
    "ExternalPostedStartDate": "2026-05-05T20:55:08+00:00",
    "ExternalQualificationsStr": "<ul style=\"list-style-type:disc;\"><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Masters degree desired, Bachelor's degree in CS/EE is required.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">8+ years of relevant experience in ASIC verification field.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Should have worked on developing/implementing test plans at the chip-level for complex ASICs.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Fluent in System Verilog and scripting languages such as Python or Perl.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Must have intimate knowledge of UVM methodology.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Knowledgeable about assertions and functional coverage</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Experience with code coverage, formal verification tools; familiarity with evolving verification methodologies.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Very good communication skills and ability and desire to work in a geographically diverse team environment.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Familiarity with embedded processor &amp; bus functional protocols would be bonus</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Familiarity with external memory interface protocols would be a bonus</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Familiarity with validation experience with any emulation platforms would be a bonus</span><br><br>&nbsp;</li></ul>",
    "InternalQualificationsStr": "<ul style=\"list-style-type:disc;\"><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Masters degree desired, Bachelor's degree in CS/EE is required.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">8+ years of relevant experience in ASIC verification field.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Should have worked on developing/implementing test plans at the chip-level for complex ASICs.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Fluent in System Verilog and scripting languages such as Python or Perl.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Must have intimate knowledge of UVM methodology.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Knowledgeable about assertions and functional coverage</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Experience with code coverage, formal verification tools; familiarity with evolving verification methodologies.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Very good communication skills and ability and desire to work in a geographically diverse team environment.</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Familiarity with embedded processor &amp; bus functional protocols would be bonus</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Familiarity with external memory interface protocols would be a bonus</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Familiarity with validation experience with any emulation platforms would be a bonus</span><br><br>&nbsp;</li></ul>",
    "OrganizationDescriptionStr": "",
    "primaryLocationCoordinates": [
      {
        "Latitude": "39.82844",
        "Longitude": "-98.57939",
        "CountryCode": "US",
        "GeographyId": 300000000480126,
        "GeographyNodeId": 100000448855450
      }
    ],
    "ExternalResponsibilitiesStr": "<ul style=\"list-style-type:disc;\"><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Working as independent contributor in development and verification of the world leading SoCs based on latest technology ASICs and FPGAs&nbsp;</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Developing System Verilog/UVM based communication protocol components,&nbsp;</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Working on&nbsp; test plan based&nbsp;on functional requirements as well as applicable standards requirements</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Working with experts of different areas to ensure the most competitive solutions&nbsp;</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Cooperating with system engineers, HW/SW development, suppliers and other relevant functions to solve technical issues&nbsp;</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-family:&quot;Aptos&quot;,sans-serif;\"><span style=\"font-size:11.0pt;\">Supporting HW/SW bring-up and debug</span></span><br><br>&nbsp;</li></ul>",
    "InternalResponsibilitiesStr": "<ul style=\"list-style-type:disc;\"><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Working as independent contributor in development and verification of the world leading SoCs based on latest technology ASICs and FPGAs&nbsp;</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Developing System Verilog/UVM based communication protocol components,&nbsp;</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Working on&nbsp; test plan based&nbsp;on functional requirements as well as applicable standards requirements</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Working with experts of different areas to ensure the most competitive solutions&nbsp;</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-size:11.0pt;\">Cooperating with system engineers, HW/SW development, suppliers and other relevant functions to solve technical issues&nbsp;</span></li><li style=\"tab-stops:list .5in;\"><span style=\"font-family:&quot;Aptos&quot;,sans-serif;\"><span style=\"font-size:11.0pt;\">Supporting HW/SW bring-up and debug</span></span><br><br>&nbsp;</li></ul>",
    "InternationalTravelRequired": null
  },
  "list_job": {
    "Id": "24708",
    "Title": "Staff Engineer - ASIC Verification",
    "JobType": null,
    "Distance": 1777939200000,
    "JobShift": null,
    "Language": "US",
    "WorkDays": null,
    "JobFamily": null,
    "Relevancy": 2,
    "WorkHours": null,
    "Department": null,
    "HotJobFlag": false,
    "PostedDate": "2026-05-05",
    "StudyLevel": null,
    "WorkerType": null,
    "GeographyId": 300000000480126,
    "JobFunction": null,
    "JobSchedule": null,
    "BusinessUnit": null,
    "ContractType": null,
    "ManagerLevel": null,
    "Organization": null,
    "TrendingFlag": true,
    "workLocation": [
      {
        "Country": "US",
        "Region1": null,
        "Region2": "California",
        "Region3": null,
        "Building": null,
        "Latitude": 37.23374,
        "Longitude": -121.79069,
        "LocationId": 300000892203500,
        "PostalCode": "95119-1200",
        "TownOrCity": "San Jose",
        "AddressLine1": "6373 San Ignacio Avenue",
        "AddressLine2": null,
        "AddressLine3": null,
        "AddressLine4": null,
        "LocationName": "Infinera San Ignacio Av FAB 2.0"
      }
    ],
    "LegalEmployer": null,
    "MediaThumbURL": null,
    "WorkplaceType": "Hybrid",
    "BusinessUnitId": 300000006664259,
    "OrganizationId": 300000806569848,
    "PostingEndDate": null,
    "LegalEmployerId": 300001149319675,
    "PrimaryLocation": "United States",
    "WorkDurationYears": null,
    "WorkplaceTypeCode": "ORA_HYBRID",
    "BeFirstToApplyFlag": false,
    "WorkDurationMonths": null,
    "otherWorkLocations": [],
    "secondaryLocations": [],
    "ShortDescriptionStr": "We are seeking an ASIC Verification Engineer with a solid ASIC/FPGA verification test strategy & development and debugging skills.\"",
    "requisitionFlexFields": [],
    "DomesticTravelRequired": null,
    "PrimaryLocationCountry": "US",
    "ExternalQualificationsStr": null,
    "ExternalResponsibilitiesStr": null,
    "InternationalTravelRequired": null
  },
  "detail_meta": {
    "url": "https://fa-evmr-saasfaprod1.fa.ocs.oraclecloud.com/hcmRestApi/resources/latest/recruitingCEJobRequisitionDetails?expand=all&onlyData=true&finder=ById;Id=%2224708%22,siteNumber=CX_1",
    "http_status": 200,
    "content_type": "application/json",
    "response_bytes": 12786
  },
  "detail_errors": []
}