bluedoor data·Job Postings API·bluedoor.sh ↗

HomeCompaniesNetintIC Design Engineer (BC/ ON)

IC Design Engineer (BC/ ON)

Netint · Burnaby, British Columbia, V5G 0B8, Canada · Active · BambooHR

Job facts

FieldValue
CompanyNetint
TitleIC Design Engineer (BC/ ON)
Normalized title-
Department / teamSoC, IC Design
LocationBurnaby, Canada
Work model-
Employment typeFull Time
Salary-
Statusactive
ATS providerBambooHR
Posted / first seen2025-06-16 / 2026-05-30
Changed / last seen2026-05-30 / 2026-06-06

Related slices

PageWhat it containsOpen
Company jobsActive postings from Netint.Open
Company breakdownsRole, location, ATS, and work model facets for this company.Open
ATS provider jobsActive postings observed through BambooHR.Open
Provider filtered searchThe same provider as a filtered job collection.Open
City jobsActive postings in Burnaby.Open
Department jobsActive postings in SoC, IC Design.Open
Lifecycle eventsOpen, update, close, and reopen events for this posting.Open
Original postingCanonical source or apply URL captured from the ATS.Open

Linked records

CompanyNetint
Sourcead417223-cadc-4b9f-85b8-b9e00b6e6df3
ATS providerBambooHR

Description

About NETINT Technologies Inc. NETINT Technologies is a pioneer of computational storage and video processing SoC solutions for cloud and edge computing. Its Codensity portfolio enables enterprise, cloud data centers,  and  content providers to deploy  high-performance  applications that they can scale without  limit  while minimizing their data storage and video processing costs. NETINT, founded by an experienced team of storage SoC veterans, is a Canadian venture-funded startup with R&D facilities in Vancouver, Toronto,  and  Shanghai, China. For more information, visit  www.netint.ca . About this Position This is a Full-time, Regular employment opportunity. NETINT offers competitive salaries, benefits and endless learning and development opportunities. This is a flexible position and has the option of working in either Burnaby or Markham office. Job Scope As an IC design engineer, you will be responsible to work closely with system architects and design lead on the design of a sub-system in SoCs. Responsibilities for this position include participating subsystem micro-architecture and IP vendor selection, sub-system design/verification/backend support. You will also support FW bring up, pre-tape out FPGA verification and system validation on the sub-system. Responsibilities Understand the requirements for the sub-systems Participate on sub-system micro-architecture and IP vendor selection Write or understand sub-system documentation Deliver RTL that meet specifications and performance Build test bench and verify RTL if required Test logic and interactions between HW/FW in FPGA environment Build FPGA using Xilinx Vivado tools and release to System team for testing. Support backend flows Support FW, HW and system validation/debug Support customer bring up Qualifications MS or BS in Electrical/Computer Engineering or equivalent Minimum 3-5 years of IC or FPGA Design experience. Demonstrated solid RTL coding skills in Verilog and system Verilog Demonstrated solid HW/system debug skills Experience with verification methodology and test coverage Desire to work in an energetic start up environment The ability to analyze complex HW issues Skills to recreate the issue a controlled environment Detail analytical skills to root cause issues Find creative solutions to difficult system level problems Clear communication skills Very good documentation skills We thank you for your interest, however, only candidates selected for an interview will be contacted. Acknowledgment and Agreement NETINT Technologies Inc. is an equal opportunity employer and strives to ensure that its hiring process meets the needs of all persons with disabilities. As such, NETINT will provide reasonable accommodation for any applicant, as requested during the hiring process.

Full job record

Job ID13e8e7a50b880d2d1d9af907cf7ccb94dcbe5593
Org ID2fa060cc-22fe-4ad1-bccd-381ae6f3a77a
Source IDad417223-cadc-4b9f-85b8-b9e00b6e6df3
Board IDad417223-cadc-4b9f-85b8-b9e00b6e6df3
Providerbamboohr
Provider Job Key77
TitleIC Design Engineer (BC/ ON)
Normalized Title
Statusactive
Activeyes
Location TextBurnaby, British Columbia, V5G 0B8, Canada
DepartmentSoC, IC Design
Team
Employment Typefull_time
Workplace Type
Remote Policy
CountryCanada
Region
CityBurnaby
Salary Raw
Salary Min
Salary Max
Salary Currency
Salary Period
Source URLhttps://netint.bamboohr.com/careers/77
Apply URLhttps://netint.bamboohr.com/careers/77
First Seen At2026-05-30 06:02:23Z
Last Seen At2026-06-06 10:31:49Z
Last Checked At2026-06-06 10:31:49Z
Last Changed At2026-05-30 06:02:23Z
Inactive At
Source Posted At2025-06-16 00:00:00Z
Source Updated At
Raw Payload Uris3://job-postings-prod-raw-590183727216/raw/provider=bamboohr/board=netint/date=2026-06-06/2026-06-06T10-31-48-594Z-217a27cdad462e75112a226dcefd359af23e154cc85549114db6aa8771ea9a51.json
Event Fields
{
  "content_hash": "c09f486ccefd6de6a49b12afc41c93bfb0a78868adfe573debc3c039b76e4823",
  "source_hash": "d2694d45a525a0c3f756a7e492e57fe9f165837a21fab90e639a9e6237a4ba7d",
  "last_changed_at": "2026-05-30T06:02:23.697Z",
  "active_status": "active"
}
Parsed Structured
{
  "language": "en",
  "location": {
    "raw": "Burnaby, British Columbia, V5G 0B8, Canada",
    "city": "Burnaby",
    "region": null,
    "country": "Canada",
    "is_remote": false,
    "confidence": 0.95
  },
  "salary_max": null,
  "salary_min": null,
  "inferred_at": "2026-06-06T10:31:49.396Z",
  "launch_scope": {
    "reason": "bamboohr_production_catalog",
    "included": true,
    "location": {
      "raw": "Burnaby, British Columbia, V5G 0B8, Canada",
      "city": "Burnaby",
      "region": null,
      "country": "Canada",
      "is_remote": false,
      "confidence": 0.95
    },
    "countries": [
      "Canada"
    ]
  },
  "remote_policy": null,
  "salary_period": null,
  "workplace_type": null,
  "salary_currency": null
}
Extensions
{}
Native Structured
{
  "list_job": {
    "id": "77",
    "isRemote": null,
    "location": {
      "city": "Burnaby",
      "state": "British Columbia"
    },
    "atsLocation": {
      "city": null,
      "state": null,
      "country": null,
      "province": null
    },
    "departmentId": "18926",
    "locationType": "0",
    "jobOpeningName": "IC Design Engineer (BC/ ON)",
    "departmentLabel": "SoC, IC Design",
    "employmentStatusLabel": "Full-Time, Regular"
  },
  "detail_errors": [],
  "detail_job_opening": {
    "location": {
      "city": "Burnaby",
      "state": "British Columbia",
      "postalCode": "V5G 0B8",
      "addressCountry": "Canada"
    },
    "datePosted": "2025-06-16",
    "atsLocation": {
      "city": null,
      "state": null,
      "country": null,
      "countryId": null
    },
    "description": "<p><span style=\"font-family: Lato, sans-serif; font-size: 15px\">About NETINT Technologies Inc.</span></p>\n<p><br></p>\n<p><span style=\"font-family: Lato, sans-serif; font-size: 14px\"><span style=\"color: #444444\">NETINT Technologies is a pioneer of computational storage and video processing SoC solutions for cloud and edge computing. Its Codensity portfolio enables enterprise, cloud data centers, </span><span style=\"color: #444444\">and</span><span style=\"color: #444444\"> content providers to deploy </span><span style=\"color: #444444\">high-performance</span><span style=\"color: #444444\"> applications that they can scale without </span><span style=\"color: #444444\">limit</span><span style=\"color: #444444\"> while minimizing their data storage and video processing costs. NETINT, founded by an experienced team of storage SoC veterans, is a Canadian venture-funded startup with R&amp;D facilities in Vancouver, Toronto, </span><span style=\"color: #444444\">and</span><span style=\"color: #444444\"> Shanghai, China. For more information, visit <a href=\"https://cts.businesswire.com/ct/CT?id=smartlink&amp;url=http%3A%2F%2Fwww.netint.ca&amp;esheet=51963963&amp;newsitemid=20190404005021&amp;lan=en-US&amp;anchor=www.netint.ca&amp;index=2&amp;md5=2ff93001b1f36771b046ea4480873611\" target=\"_blank\" rel=\"noopener noreferrer\">www.netint.ca</a>.</span></span></p>\n<p><br></p>\n<p><span style=\"font-size: 15px\"><span style=\"font-weight: bold\">About this Position</span></span></p>\n<p><br></p>\n<p><span style=\"font-size: 14px\">This is a Full-time, Regular employment opportunity. NETINT offers competitive salaries, benefits and endless learning and development opportunities.</span></p>\n<p><br></p>\n<p><span style=\"font-size: 14px\">This is a flexible position and has the option of working in either <span style=\"font-weight: bold\">Burnaby</span> or <span style=\"font-weight: bold\">Markham</span> office. </span></p>\n<p><br></p>\n<p><span style=\"font-family: Lato, sans-serif; font-size: 15px\">Job Scope</span></p>\n<p><br></p>\n<p><span style=\"font-family: Lato, sans-serif; font-size: 14px\">As an IC design engineer, you will be responsible to work closely with system architects and design lead on the design of a sub-system in SoCs. Responsibilities for this position include participating subsystem micro-architecture and IP vendor selection, sub-system design/verification/backend support. You will also support FW bring up, pre-tape out FPGA verification and system validation on the sub-system.</span></p>\n<p><br></p>\n<p><span style=\"font-family: Lato, sans-serif; font-size: 15px\">Responsibilities</span></p>\n<p><br></p>\n<ul>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Understand the requirements for the sub-systems</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Participate on sub-system micro-architecture and IP vendor selection</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Write or understand sub-system documentation</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Deliver RTL that meet specifications and performance</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Build test bench and verify RTL if required</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Test logic and interactions between HW/FW in FPGA environment</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Build FPGA using Xilinx Vivado tools and release to System team for testing.</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Support backend flows</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Support FW, HW and system validation/debug</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Support customer bring up </span></li>\n</ul>\n<p><br></p>\n<p><span style=\"font-family: Lato, sans-serif; font-size: 15px; font-weight: bold\">Qualifications</span></p>\n<p><br></p>\n<ul>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">MS or BS in Electrical/Computer Engineering or equivalent</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Minimum 3-5 years of IC or FPGA Design experience.</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Demonstrated solid RTL coding skills in Verilog and system Verilog</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Demonstrated solid HW/system debug skills</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Experience with verification methodology and test coverage</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Desire to work in an energetic start up environment</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">The ability to analyze complex HW issues</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Skills to recreate the issue a controlled environment</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Detail analytical skills to root cause issues</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Find creative solutions to difficult system level problems </span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Clear communication skills</span></li>\n<li><span style=\"font-family: Lato, sans-serif; font-size: 14px\">Very good documentation skills</span></li>\n</ul>\n<p><br></p>\n<p><span style=\"font-family: Lato, sans-serif; font-size: 14px\">We thank you for your interest, however, only candidates selected for an interview will be contacted.</span></p>\n<p><br></p>\n<p><br></p>\n<p><br></p>\n<p><span style=\"font-family: Lato, sans-serif; font-size: 15px; font-weight: bold\"><em>Acknowledgment and Agreement</em></span></p>\n<p><br></p>\n<p><span style=\"font-family: Lato, sans-serif; font-size: 14px\"><em>NETINT Technologies Inc. is an equal opportunity employer and strives to ensure that its hiring process meets the needs of all persons with disabilities. As such, NETINT will provide reasonable accommodation for any applicant, as requested during the hiring process.</em></span></p>",
    "compensation": "CAD 100-210k",
    "departmentId": "18926",
    "locationType": "0",
    "seekPromoted": false,
    "jobCategoryId": null,
    "jobOpeningName": "IC Design Engineer (BC/ ON)",
    "departmentLabel": "SoC, IC Design",
    "jobOpeningStatus": "Open",
    "minimumExperience": "Experienced",
    "jobOpeningShareUrl": "https://netint.bamboohr.com/careers/77",
    "employmentStatusLabel": "Full-Time, Regular"
  }
}
Get this page with API

Rendered from the bluedoor Job Postings API. Reproduce it:

GET https://api.bluedoor.sh/job-postings/v1/jobs/13e8e7a50b880d2d1d9af907cf7ccb94dcbe5593?include=descriptionJSON
GET https://api.bluedoor.sh/job-postings/v1/orgs/2fa060cc-22fe-4ad1-bccd-381ae6f3a77aJSON
GET https://api.bluedoor.sh/job-postings/v1/sources/ad417223-cadc-4b9f-85b8-b9e00b6e6df3JSON
GET https://api.bluedoor.sh/job-postings/v1/jobs/13e8e7a50b880d2d1d9af907cf7ccb94dcbe5593/eventsJSON