Home › Companies › Careers Gdms Icims Com › Senior ASIC Digital Design Engineer
Senior ASIC Digital Design Engineer
Careers Gdms Icims Com · Annapolis Junction, MD, US; Boise, ID, US; Salt Lake City, UT, US; Bloomington, MN, US; Telework-Telework, UNAVAILABLE, US · Hybrid · Active · $142,166–$150,000 / year · iCIMS
Job facts
| Field | Value |
|---|---|
| Company | Careers Gdms Icims Com |
| Title | Senior ASIC Digital Design Engineer |
| Normalized title | - |
| Department / team | Engineering-Other |
| Location | Annapolis Junction, MD, United States |
| Work model | Hybrid / Hybrid |
| Employment type | OTHER |
| Salary | $142,166–$150,000 / year |
| Status | active |
| ATS provider | iCIMS |
| Posted / first seen | 2026-02-25 / 2026-05-31 |
| Changed / last seen | 2026-06-01 / 2026-06-06 |
Related slices
| Page | What it contains | Open |
|---|---|---|
| Company jobs | Active postings from Careers Gdms Icims Com. | Open |
| Company breakdowns | Role, location, ATS, and work model facets for this company. | Open |
| ATS provider jobs | Active postings observed through iCIMS. | Open |
| Provider filtered search | The same provider as a filtered job collection. | Open |
| City jobs | Active postings in Annapolis Junction. | Open |
| Department jobs | Active postings in Engineering-Other. | Open |
| Work model jobs | Active Hybrid postings. | Open |
| Lifecycle events | Open, update, close, and reopen events for this posting. | Open |
| Original posting | Canonical source or apply URL captured from the ATS. | Open |
Linked records
| Company | Careers Gdms Icims Com |
| Source | 50a48765-ecd2-4cf1-922c-f51ba44a14f5 |
| ATS provider | iCIMS |
Description
Basic Qualifications
Education Requirements:
Requires a Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering, Technology or Mathematics field. Also requires 5+ years of job-related experience, or a Master's degree plus 3 years of job-related experience.
Clearance Requirements:
Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.
Responsibilities for this Position
Knowledge, Skills and Abilities:
What You’ll Get to Do :
Lead a team of digital design engineers to create a security system on a chip.
Collaborate with team members and across teams to explore and clearly identify real problems and solutions.
Develop and define the microarchitecture of new IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions.
Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages.
Integrate complex systems that instantiate both the organization's and third party IP.
Contribute to all aspects of design success from specification to production.
Apply our state-of-the-art IP to ASIC and FPGA products in the real world.
Define and improve high-quality design methods and processes.
Mentor and guide other ASIC design engineers.
Identifies opportunities to apply AI for continuous improvement and innovation.
Knowledge, Skills and Abilities:
Solid technical background with at least 5 years of experience in FPGA or ASIC product development
Team leadership experience.
Ability to communicate clearly in person and in written documentation
Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
Strong analytical and problem solving skills
Extreme attention to detail
A willingness to roll up one’s sleeves to get the job done
Skilled at working effectively with cross functional teams
#LI-Hybrid
Salary Note This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.
Combined Salary Range USD $142,166.00 - USD $150,000.00 /Yr.
Company Overview
General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!
Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans
Full job record
| Job ID | 0916c8477ba232853f4e13b8ec848c98935c4799 |
| Org ID | e6402653-8a5c-4195-a6aa-6434d4616247 |
| Source ID | 50a48765-ecd2-4cf1-922c-f51ba44a14f5 |
| Board ID | 50a48765-ecd2-4cf1-922c-f51ba44a14f5 |
| Provider | icims |
| Provider Job Key | 71098 |
| Title | Senior ASIC Digital Design Engineer |
| Normalized Title | — |
| Status | active |
| Active | yes |
| Location Text | Annapolis Junction, MD, US; Boise, ID, US; Salt Lake City, UT, US; Bloomington, MN, US; Telework-Telework, UNAVAILABLE, US |
| Department | Engineering-Other |
| Team | — |
| Employment Type | OTHER |
| Workplace Type | hybrid |
| Remote Policy | hybrid |
| Country | United States |
| Region | MD |
| City | Annapolis Junction |
| Salary Raw | Basic Qualifications Education Requirements: Requires a Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering, Technology or Mathematics field. Also requires 5+ years of job-related experience, or a Master's degree plus 3 years of job-related experience. Clearance Requirements: Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required. Responsibilities for this Position Knowledge, Skills and Abilities: What You’ll Get to Do : Lead a team of digital design engineers to create a security system on a chip. Collaborate with team members and across teams to explore and clearly identify real problems and solutions. Develop and define the microarchitecture of new IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions. Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages. Integrate complex systems that instantiate both the organization's and third party IP. Contribute to all aspects of design success from specification to production. Apply our state-of-the-art IP to ASIC and FPGA products in the real world. Define and improve high-quality design methods and processes. Mentor and guide other ASIC design engineers. Identifies opportunities to apply AI for continuous improvement and innovation. Knowledge, Skills and Abilities: Solid technical background with at least 5 years of experience in FPGA or ASIC product development Team leadership experience. Ability to communicate clearly in person and in written documentation Degree in Computer Engineering, Computer Science, Electrical Engineering or related field In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification Strong analytical and problem solving skills Extreme attention to detail A willingness to roll up one’s sleeves to get the job done Skilled at working effectively with cross functional teams #LI-Hybrid Salary Note This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range USD $142,166.00 - USD $150,000.00 /Yr. Company Overview General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team! Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans |
| Salary Min | 142,166 |
| Salary Max | 150,000 |
| Salary Currency | USD |
| Salary Period | year |
| Source URL | https://careers-gdms.icims.com/jobs/71098/senior-asic-digital-design-engineer/job |
| Apply URL | https://careers-gdms.icims.com/jobs/71098/senior-asic-digital-design-engineer/job |
| First Seen At | 2026-05-31 18:41:15Z |
| Last Seen At | 2026-06-06 20:20:35Z |
| Last Checked At | 2026-06-06 20:20:35Z |
| Last Changed At | 2026-06-01 13:46:53Z |
| Inactive At | — |
| Source Posted At | 2026-02-25 05:00:00Z |
| Source Updated At | 2026-04-22 14:40:19Z |
| Raw Payload Uri | s3://job-postings-prod-raw-590183727216/raw/provider=icims/board=careers-gdms.icims.com/date=2026-06-06/2026-06-06T20-20-15-561Z-678e14ff51fbb0dfb6dc3c73673ee0ff3732adbceabe53c8d4c3f17fea23a078.json |
Event Fields
{
"content_hash": "d572f5e02b69a1357f87daefb6d2ed608b13b35e5697619481b5150bde68f573",
"source_hash": "22f10adaf8b2ad0c6d5894066050a9080430d445adda0ee4b1b9e18b52e6d91d",
"last_changed_at": "2026-06-01T13:46:53.715Z",
"active_status": "active"
}Parsed Structured
{
"language": "en",
"location": {
"raw": "Annapolis Junction, MD, US",
"city": "Annapolis Junction",
"region": "MD",
"country": "United States",
"is_remote": false,
"confidence": 0.8
},
"salary_max": 150000,
"salary_min": 142166,
"inferred_at": "2026-06-06T20:20:35.039Z",
"launch_scope": {
"reason": "english_us_canada",
"included": true,
"language": "en",
"location": {
"raw": "Annapolis Junction, MD, US",
"city": "Annapolis Junction",
"region": "MD",
"country": "United States",
"is_remote": false,
"confidence": 0.8
},
"countries": [
"United States"
]
},
"remote_policy": "hybrid",
"salary_period": "year",
"workplace_type": "hybrid",
"salary_currency": "USD"
}Extensions
{}Native Structured
{
"json_ld": {
"url": "https://careers-gdms.icims.com/jobs/71098/senior-asic-digital-design-engineer/job",
"@type": "JobPosting",
"title": "Senior ASIC Digital Design Engineer",
"@context": "http://schema.org",
"datePosted": "2026-02-25T05:00:00.000Z",
"description": "<h2>Basic Qualifications </h2>\n<p><strong>Education Requirements:</strong></p>\n<p>Requires a Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering, Technology or Mathematics field. Also requires 5+ years of job-related experience, or a Master's degree plus 3 years of job-related experience. </p>\n<p> </p>\n<p><strong>Clearance Requirements: </strong></p>\n<p>Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.</p>\n<h2>Responsibilities for this Position</h2>\n<p><strong>Knowledge, Skills and Abilities:</strong></p>\n<p> </p>\n<p><strong>What You’ll Get to Do</strong>:</p>\n<ul>\n <li>Lead a team of digital design engineers to create a security system on a chip.</li>\n <li>Collaborate with team members and across teams to explore and clearly identify real problems and solutions.</li>\n <li>Develop and define the microarchitecture of new IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions.</li>\n <li>Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages.</li>\n <li>Integrate complex systems that instantiate both the organization's and third party IP.</li>\n <li>Contribute to all aspects of design success from specification to production.</li>\n <li>Apply our state-of-the-art IP to ASIC and FPGA products in the real world.</li>\n <li>Define and improve high-quality design methods and processes.</li>\n <li>Mentor and guide other ASIC design engineers.</li>\n <li>Identifies opportunities to apply AI for continuous improvement and innovation.</li>\n</ul>\n<p> </p>\n<p><strong>Knowledge, Skills and Abilities:</strong></p>\n<ul>\n <li>Solid technical background with at least 5 years of experience in FPGA or ASIC product development</li>\n <li>Team leadership experience.</li>\n <li>Ability to communicate clearly in person and in written documentation</li>\n <li>Degree in Computer Engineering, Computer Science, Electrical Engineering or related field</li>\n <li>In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification</li>\n <li>Strong analytical and problem solving skills</li>\n <li>Extreme attention to detail</li>\n <li>A willingness to roll up one’s sleeves to get the job done</li>\n <li>Skilled at working effectively with cross functional teams</li>\n</ul>\n<p>#LI-Hybrid</p>\n<h2>Salary Note</h2>This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.\n<h2>Combined Salary Range</h2>USD $142,166.00 - USD $150,000.00 /Yr.\n<h2>Company Overview</h2>\n<p>General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!</p>\n<p>Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans</p>",
"directApply": true,
"jobLocation": [
{
"@type": "Place",
"address": {
"@type": "PostalAddress",
"postalCode": "20701",
"addressRegion": "MD",
"streetAddress": "430 National Business Parkway",
"addressCountry": "US",
"addressLocality": "Annapolis Junction",
"postOfficeBoxNumber": "UNAVAILABLE"
}
},
{
"@type": "Place",
"address": {
"@type": "PostalAddress",
"postalCode": "UNAVAILABLE",
"addressRegion": "ID",
"streetAddress": "UNAVAILABLE",
"addressCountry": "US",
"addressLocality": "Boise",
"postOfficeBoxNumber": "UNAVAILABLE"
}
},
{
"@type": "Place",
"address": {
"@type": "PostalAddress",
"postalCode": "UNAVAILABLE",
"addressRegion": "UT",
"streetAddress": "UNAVAILABLE",
"addressCountry": "US",
"addressLocality": "Salt Lake City",
"postOfficeBoxNumber": "UNAVAILABLE"
}
},
{
"@type": "Place",
"address": {
"@type": "PostalAddress",
"postalCode": "UNAVAILABLE",
"addressRegion": "MN",
"streetAddress": "UNAVAILABLE",
"addressCountry": "US",
"addressLocality": "Bloomington",
"postOfficeBoxNumber": "UNAVAILABLE"
}
},
{
"@type": "Place",
"address": {
"@type": "PostalAddress",
"postalCode": "UNAVAILABLE",
"addressRegion": "UNAVAILABLE",
"streetAddress": "UNAVAILABLE",
"addressCountry": "US",
"addressLocality": "Telework-Telework",
"postOfficeBoxNumber": "UNAVAILABLE"
}
}
],
"validThrough": "2027-02-25T05:00:00.000Z",
"employmentType": "OTHER",
"jobLocationType": "TELECOMMUTE",
"hiringOrganization": {
"name": "General Dynamics Mission Systems, Inc",
"@type": "Organization",
"sameAs": "https://gdmissionsystems.com/"
},
"occupationalCategory": "Engineering-Other"
},
"detail_meta": {
"url": "https://careers-gdms.icims.com/jobs/71098/senior-asic-digital-design-engineer/job?in_iframe=1",
"http_status": 200,
"content_type": "text/html;charset=UTF-8",
"response_bytes": 41023,
"compact_response_bytes": 6020,
"original_response_bytes": 41023
},
"sitemap_job": {
"id": "71098",
"url": "https://careers-gdms.icims.com/jobs/71098/senior-asic-digital-design-engineer/job",
"slug": "senior-asic-digital-design-engineer",
"lastmod": "2026-04-22T10:40:19-04:00"
},
"detail_errors": []
}Get this page with API
Rendered from the bluedoor Job Postings API. Reproduce it:
GET https://api.bluedoor.sh/job-postings/v1/jobs/0916c8477ba232853f4e13b8ec848c98935c4799?include=descriptionJSONGET https://api.bluedoor.sh/job-postings/v1/orgs/e6402653-8a5c-4195-a6aa-6434d4616247JSONGET https://api.bluedoor.sh/job-postings/v1/sources/50a48765-ecd2-4cf1-922c-f51ba44a14f5JSONGET https://api.bluedoor.sh/job-postings/v1/jobs/0916c8477ba232853f4e13b8ec848c98935c4799/eventsJSON