FPGA Intern (Fall 2026)

Astranis builds advanced satellites for high orbits, expanding humanity’s reach into the solar system. Today, Astranis satellites provide dedicated, secure networks to highly-sophisticated customers across the globe— large enterprises, sovereign governments, and the US military. With five satellites on orbit and many more set to launch soon, the company is servicing a backlog of more than $1 billion of commercial contracts. Astranis is the preferred satellite communications partner for buyers with stringent requirements for uptime, data security, network visibility, and customization. Astranis has raised over $750 million from some of the world’s best investors, from Andreessen Horowitz to Blackrock and Fidelity, and employs a team of 450 engineers and entrepreneurs. Astranis designs, builds, and operates its satellites out of its 153,000 sq. ft. headquarters in Northern California, USA. FPGA Intern (Fall 2026) Internships at Astranis typically last for twelve weeks, and are hourly roles designed for students who are currently enrolled at a four-year university. As an Intern, you will have an amazing opportunity to work on hard problems — we pride ourselves on giving everyone at Astranis a chance to do meaningful work on challenging projects, no matter their seniority. Many past interns have designed and tested hardware/software that is heading to space on our first satellite, and many of them are now full-time employees at Astranis. If you have already graduated from a four-year university, please apply to be an Associate Engineer. Role: RTL Development for FPGA targeted applications Work with multiple FPGAs and toolchains Interface FPGAs with a variety of peripherals including high speed data converters, memories, MCUs Write software to interface and test RTL in hardware Collaborate closely with electrical and software engineers Requirements: US Citizenship or Green Card (This is a legal requirement; no exceptions) Currently pursuing a B.S. or M.S. in electrical engineering, computer science, computer engineering, or equivalent A passion for hardware development, including working in a fast-paced environment and hands-on design and development Experience in designing, implementing, and testing high throughput systems implemented on FPGAs Proficiency with Verilog/SystemVerilog for synthesis Don't meet them all? Not a problem. Please apply even if you do not meet all these criteria. Bonus: Experience with UVM and advanced SystemVerilog verification Experience with Xilinx FPGAs Experience with Vivado IDE, TCL Familiarity with system level estimates and implications of power, thermal, and real estate Experience with high speed data converters (ADCs, DACs, JESD204B) Experience with circuit level debugging Experience with digital communication theory and implementation, such as LDPC implementations Experience with space-based systems Experience with modern communication systems (RF, IF/IQ, time/freq domains, modulation) Experience in at least 1 domain beyond logic design. This could be DSP/radio design, software, hi-rel design (e.g. fault analysis & recover), etc. The base pay for this position is $29.00 per hour. Base Hourly Pay $29 — $29 USD U.S. Citizenship, Lawful Permanent Residency, or Refugee/Asylee Status Required (To comply with U.S. Government space technology export regulations, applicant must be a U.S. citizen, lawful permanent resident of the United States, or other protected individual as defined by 8 U.S.C. 1324b(a)(3)) Our mission and our products are meant to connect the world and everyone in it, regardless of gender, race, creed, or any other distinction. We believe in a diverse and inclusive workplace, and we encourage all people to join our team and bring their unique perspective to help make us stronger.

{
  "content_hash": "c54ca8f0f7fd6da7b341c17363fa821631bb8272becf6945617eca71aef37bb9",
  "source_hash": "107143c3691d9bf1f62ffcece7a608ef7ffd81cb8e5bebddf774f578b043fa1d",
  "last_changed_at": "2026-05-29T22:41:19.371Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "San Francisco",
    "city": "San Francisco",
    "region": "CA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.75
  },
  "salary_max": null,
  "salary_min": 29,
  "inferred_at": "2026-06-06T07:34:50.191Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "San Francisco",
      "city": "San Francisco",
      "region": "CA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.75
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "hour",
  "workplace_type": null,
  "salary_currency": "USD"
}

{}

{
  "title": "FPGA Intern (Fall 2026)",
  "offices": [
    {
      "id": 4001511006,
      "name": "San Francisco",
      "location": "San Francisco, California, United States",
      "child_ids": [],
      "parent_id": null
    }
  ],
  "language": "en",
  "location": {
    "name": "San Francisco"
  },
  "metadata": [
    {
      "id": 16001956006,
      "name": "Recruiting Difficulty - ONCE SET, DO NOT CHANGE",
      "value": "1",
      "value_type": "single_select"
    },
    {
      "id": 16039096006,
      "name": "Level Estimate",
      "value": "N1",
      "value_type": "single_select"
    }
  ],
  "updated_at": "2026-05-22T12:44:34-04:00",
  "departments": [
    {
      "id": 4003233006,
      "name": "Payload Internships",
      "child_ids": [],
      "parent_id": 4003202006
    }
  ],
  "company_name": "Astranis",
  "requisition_id": 4516449006,
  "first_published": "2026-04-29T19:08:05-04:00",
  "application_deadline": null
}