Home › Companies › Eridu › Substrate Layout Design Engineer
Substrate Layout Design Engineer
Eridu · Saratoga, CA, United States · On Site · Active · $240,000–$275,000 / year · Rippling ATS
Job facts
| Field | Value |
|---|---|
| Company | Eridu |
| Title | Substrate Layout Design Engineer |
| Normalized title | - |
| Department / team | Systems Engineering |
| Location | Saratoga, CA, United States |
| Work model | On Site |
| Employment type | Full Time |
| Salary | $240,000–$275,000 / year |
| Status | active |
| ATS provider | Rippling ATS |
| Posted / first seen | 2026-05-01 / 2026-05-29 |
| Changed / last seen | 2026-06-06 / 2026-06-06 |
Related slices
| Page | What it contains | Open |
|---|---|---|
| Company jobs | Active postings from Eridu. | Open |
| Company breakdowns | Role, location, ATS, and work model facets for this company. | Open |
| ATS provider jobs | Active postings observed through Rippling ATS. | Open |
| Provider filtered search | The same provider as a filtered job collection. | Open |
| City jobs | Active postings in Saratoga. | Open |
| Department jobs | Active postings in Systems Engineering. | Open |
| Work model jobs | Active On Site postings. | Open |
| Lifecycle events | Open, update, close, and reopen events for this posting. | Open |
| Original posting | Canonical source or apply URL captured from the ATS. | Open |
Linked records
| Company | Eridu |
| Source | 2e3b3faf-1f18-443b-b03c-ab436c316a6b |
| ATS provider | Rippling ATS |
Description
company
About Eridu Eridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate AI data centers to deliver Faster AI . Today’s AI performance is frequently limited by communication bottlenecks. Eridu introduces multiple industry-first innovations across silicon, packaging, software, and systems to deliver an order of magnitude improvement in performance and unlock greater GPU utilization to speed training job completion times and tokens-per-second for more profitable inference. We do this while simultaneously reducing capital and power costs and improving reliability.
The company’s solutions and value proposition have been widely validated by leading hyperscalers.
Eridu has raised over $200M to date including its most recent, oversubscribed Series A round. The company is led by a veteran team of Silicon Valley executives who have delivered multiple billion dollar product lines and led multiple companies to billion dollar exits, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (the world’s leading micro-LED company). The company is in execution mode and has a world-class engineering team with decades of experience in state-of-the-art silicon, packaging, optics, software, and systems. Eridu is working with best-in-class supply chain partners including silicon, packaging and systems.
Visit our website eridu.ai to learn more.
role
Position Overview We are seeking an experienced Substrate Layout Design Engineer to support the development of an advanced multi-die organic based flip chip module that integrates multiple dies in a chiplet format within a high-density, high-performance substrate. This role focuses on physical layout of the substrate using Siemens Xpedition tool, routing feasibility, and co-design alignment with floor planning, mechanical, and system constraints.
Additionally, design of organic based substrates for SMT attachment with multilayer ABF based stack up.
The successful candidate will collaborate closely with package integration, signal/power integrity, and system mechanical teams to ensure successful layout implementation and manufacturability for a complex multi-chip package.
Responsibilities Drive physical layout of high-density substrate designs for advanced multi-die packages, including planning of bump maps, netlist alignments, escape/breakout routing, via structures, and layer stack-up definition for optimum performance of signal and power connectivity. Assess routing feasibility in a co-design environment, considering die floorplans, netlist, IO bump placement, and mechanical constraints at both the component and system levels. Collaborate with system architects, packaging engineers, ASIC, SI/PI, and mechanical teams to align on floor planning strategies and package mechanical outline and structure. Optimize signal, power, and ground integrity through intelligent routing, layer usage, and design constraint enforcement. Execute DRC, DFM, and manufacturing rule checks to ensure design readiness for fabrication and assembly. Generate and release final design packages and interface with substrate vendors for fabrication and manufacturability. Support technical reviews of substrate layouts and iterate with internal and external stakeholders on design improvements for optimum performance.
Qualifications 8+ years of experience in advanced substrate layout for high-performance IC packaging, with direct involvement in multi-die or chiplet-based designs. Proven expertise in organic substrate layout with high routing density, fine-pitch bump escape, and constrained layer stack-ups. Experience in PCB design layout and schematic. Strong understanding of co-design methodology, including interactions between floorplan, substrate layout, and system mechanical boundaries. Proficient with Siemens Xpedition, Allegro Cadence APD, design tools. Familiarity with SI/PI design principles and how organic substrate layout impacts electrical performance. Experienced in working with OSATs or substrate suppliers for design tape-out and manufacturability validation. Familiarity with substrate design rules and materials, substrate manufacturing. Excellent communication and documentation skills. Bachelor or Master degree in Electrical, Mechanical, or Packaging Engineering, or equivalent.
Why Join Us? At Eridu, you’ll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI infrastructure solutions, transforming the performance of AI data centers.
The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.
Notice to Recruiting Agencies Eridu does not accept unsolicited resumes or candidate profiles from staffing agencies or third-party recruiters. Any candidate submitted to Eridu without prior written authorization from our recruiting team will be considered unsolicited and will become the property of Eridu. Eridu reserves the right to pursue and hire such candidates without any obligation to pay fees. Recruiting agencies are expressly instructed not to contact hiring managers, employees, or executives regarding open positions.
Full job record
| Job ID | 0335fec136a2789e87f8f9d41bc67bf5df4ad05d |
| Org ID | d05d9cdc-fa71-444b-b57a-6140fe525606 |
| Source ID | 2e3b3faf-1f18-443b-b03c-ab436c316a6b |
| Board ID | 2e3b3faf-1f18-443b-b03c-ab436c316a6b |
| Provider | rippling |
| Provider Job Key | 4b8364db-5acb-4e02-90f3-25d4387098fe |
| Title | Substrate Layout Design Engineer |
| Normalized Title | — |
| Status | active |
| Active | yes |
| Location Text | Saratoga, CA, United States |
| Department | Systems Engineering |
| Team | — |
| Employment Type | full_time |
| Workplace Type | on_site |
| Remote Policy | — |
| Country | United States |
| Region | CA |
| City | Saratoga |
| Salary Raw | USD 240000-275000 YEAR |
| Salary Min | 240,000 |
| Salary Max | 275,000 |
| Salary Currency | USD |
| Salary Period | year |
| Source URL | https://ats.rippling.com/eridu-ai/jobs/4b8364db-5acb-4e02-90f3-25d4387098fe |
| Apply URL | https://ats.rippling.com/eridu-ai/jobs/4b8364db-5acb-4e02-90f3-25d4387098fe |
| First Seen At | 2026-05-29 07:14:02Z |
| Last Seen At | 2026-06-06 19:44:35Z |
| Last Checked At | 2026-06-06 19:44:35Z |
| Last Changed At | 2026-06-06 19:44:35Z |
| Inactive At | — |
| Source Posted At | 2026-05-01 00:55:36Z |
| Source Updated At | — |
| Raw Payload Uri | s3://job-postings-prod-raw-590183727216/raw/provider=rippling/board=eridu-ai/date=2026-06-06/2026-06-06T19-44-33-762Z-4b761a1811184974f9facfa7bb3d3a7e8696180848a08b199b5b79a934e7d18e.json |
Event Fields
{
"content_hash": "5369713d18fae4bf4b5aa9eb7b39d7e99b2c92adfba221cdecb701d918987d3c",
"source_hash": "a71fd1d07ea2ac0e30003a9990c02a6174212e9a0967a71ecc1493b15cb4b196",
"last_changed_at": "2026-06-06T19:44:35.572Z",
"active_status": "active"
}Parsed Structured
{
"language": "en-us",
"location": {
"raw": "Saratoga, CA, United States",
"city": "Saratoga",
"region": "CA",
"country": "United States",
"is_remote": false,
"confidence": 0.98,
"workplace_type": "on_site"
},
"salary_max": 275000,
"salary_min": 240000,
"inferred_at": "2026-06-06T19:44:35.573Z",
"launch_scope": {
"reason": "english_us_canada",
"included": true,
"language": "en-us",
"location": {
"raw": "Saratoga, CA, United States",
"city": "Saratoga",
"region": "CA",
"country": "United States",
"is_remote": false,
"confidence": 0.98,
"workplace_type": "on_site"
},
"countries": [
"United States"
]
},
"remote_policy": null,
"salary_period": "year",
"workplace_type": "on_site",
"salary_currency": "USD"
}Extensions
{}Native Structured
{
"list_job": {
"id": "4b8364db-5acb-4e02-90f3-25d4387098fe",
"url": "https://ats.rippling.com/eridu-ai/jobs/4b8364db-5acb-4e02-90f3-25d4387098fe",
"name": "Substrate Layout Design Engineer ",
"language": "en-US",
"locations": [
{
"city": "Saratoga",
"name": "Saratoga, CA",
"state": "California",
"country": "United States",
"stateCode": "CA",
"countryCode": "US",
"workplaceType": "ON_SITE"
}
],
"department": {
"name": "Systems Engineering"
}
},
"detail_job": {
"url": "https://ats.rippling.com/eridu-ai/jobs/4b8364db-5acb-4e02-90f3-25d4387098fe",
"name": "Substrate Layout Design Engineer ",
"uuid": "4b8364db-5acb-4e02-90f3-25d4387098fe",
"board": {
"logo": {
"url": "https://secured-assets.ripplingcdn.com/us1/ats/6602cd8c72e7d7408d83a88f/ats_public/4819dea78df74ec490ef4449133be866-sensitive.png?Expires=1780861475&Signature=VZ11HZ9nf2k1jY-CqdxdpYLV-xSm5984stmPxR4uM2ZZwQ3TMU6fjc7ocWpEJpQPjN2~keGfCdClCiOJzsmKL0MqFmnen3PCLvqexFX~7SZ98z3YE3WHnSGFBJ7ulevO6nsh~-L6iUAGCHfai0cNYTdELuo9LRyFBQ8IFrPQROh-2dt1JGxjyRNMDB8PJVfU3FQegEVYYaSO9HA2fUEf856B26BROYWk06Gyj7xrqxkZRp5oHbVCvMvSVYIwcHuyfsH6CoSllc0TNFpl~Dwve4AMBGCzw1h1X1Mqcm-fk3FmDZURfmdb1BQPhYc2qYLFpZ1siaiZD7IiLPWxgKNDFw__&Key-Pair-Id=K2SM3GXN9F9XGM",
"name": "Eridu_Full Logo.png",
"type": "image/png"
},
"slug": "eridu-ai",
"title": "Eridu Careers",
"banner": {
"url": null,
"name": "",
"type": ""
},
"boardURL": "https://ats.rippling.com/eridu-ai/jobs",
"fontType": null,
"subtitle": null,
"boardType": "RIPPLING",
"linkColor": "#000000",
"buttonColor": "#000000",
"legalNotice": null,
"buttonTextColor": null,
"noOpeningsMessage": null,
"groupJobsByLocation": false,
"showBoardLogoOnJobPost": true,
"showCompanyInfoUnderJobPost": false
},
"createdOn": "2026-04-30T17:55:36.823000-07:00",
"department": {
"name": "Systems Engineering",
"base_department": "Systems Engineering",
"department_tree": [
"Systems Engineering"
]
},
"companyName": "Eridu",
"description": {
"role": "<meta><h4 style=\"font-family:"Basel Grotesk",Arial,sans-serif;line-height:1.6;font-size:18pt;font-weight:600;letter-spacing:0px;margin-top:12px;margin-bottom:4px;padding-left:0px;\"><b><strong style=\"white-space:pre-wrap;\">Position Overview</strong></b></h4><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"white-space:pre-wrap;\">We are seeking an experienced Substrate Layout Design Engineer to support the development of an advanced multi-die organic based flip chip module that integrates multiple dies in a chiplet format within a high-density, high-performance substrate. This role focuses on physical layout of the substrate using Siemens Xpedition tool, routing feasibility, and co-design alignment with floor planning, mechanical, and system constraints.</span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><br></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"white-space:pre-wrap;\">Additionally, design of organic based substrates for SMT attachment with multilayer ABF based stack up.</span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><br></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"white-space:pre-wrap;\">The successful candidate will collaborate closely with package integration, signal/power integrity, and system mechanical teams to ensure successful layout implementation and manufacturability for a complex multi-chip package.</span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><br></p><h4 style=\"font-family:"Basel Grotesk",Arial,sans-serif;line-height:1.6;font-size:18pt;font-weight:600;letter-spacing:0px;margin-top:12px;margin-bottom:4px;padding-left:0px;\"><b><strong style=\"white-space:pre-wrap;\">Responsibilities </strong></b></h4><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Drive physical layout of high-density substrate designs for advanced multi-die packages, including planning of bump maps, netlist alignments, escape/breakout routing, via structures, and layer stack-up definition for optimum performance of signal and power connectivity.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Assess routing feasibility in a co-design environment, considering die floorplans, netlist, IO bump placement, and mechanical constraints at both the component and system levels.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Collaborate with system architects, packaging engineers, ASIC, SI/PI, and mechanical teams to align on floor planning strategies and package mechanical outline and structure.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Optimize signal, power, and ground integrity through intelligent routing, layer usage, and design constraint enforcement.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Execute DRC, DFM, and manufacturing rule checks to ensure design readiness for fabrication and assembly.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Generate and release final design packages and interface with substrate vendors for fabrication and manufacturability.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Support technical reviews of substrate layouts and iterate with internal and external stakeholders on design improvements for optimum performance.</span></li></ul><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><br></p><h4 style=\"font-family:"Basel Grotesk",Arial,sans-serif;line-height:1.6;font-size:18pt;font-weight:600;letter-spacing:0px;margin-top:12px;margin-bottom:4px;padding-left:0px;\"><b><strong style=\"white-space:pre-wrap;\">Qualifications</strong></b></h4><ul data-pattern=\"discCircleSquare\" data-depth=\"1\" style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;margin:8px 0px;line-height:1.6;padding:0px 0px 0px 32px;list-style-type:disc;\"><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">8+ years of experience in advanced substrate layout for high-performance IC packaging, with direct involvement in multi-die or chiplet-based designs.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Proven expertise in organic substrate layout with high routing density, fine-pitch bump escape, and constrained layer stack-ups.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Experience in PCB design layout and schematic. </span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Strong understanding of co-design methodology, including interactions between floorplan, substrate layout, and system mechanical boundaries.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Proficient with Siemens Xpedition, Allegro Cadence APD, design tools.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Familiarity with SI/PI design principles and how organic substrate layout impacts electrical performance.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Experienced in working with OSATs or substrate suppliers for design tape-out and manufacturability validation.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Familiarity with substrate design rules and materials, substrate manufacturing.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Excellent communication and documentation skills.</span></li><li style=\"font-size:11pt;margin:3px 0px;letter-spacing:0.25px;line-height:1.6;\"><span style=\"white-space:pre-wrap;\">Bachelor or Master degree in Electrical, Mechanical, or Packaging Engineering, or equivalent.</span></li></ul><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;text-align:start;\"><br></p><h4 style=\"font-family:"Basel Grotesk",Arial,sans-serif;line-height:1.6;font-size:18pt;font-weight:600;letter-spacing:0px;margin-top:12px;margin-bottom:4px;text-align:start;padding-left:0px;\"><b><strong style=\"color:black;white-space:pre-wrap;\">Why Join Us? </strong></b></h4><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"color:black;font-size:11pt;white-space:pre-wrap;\">At Eridu, you’ll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI infrastructure solutions, transforming the performance of AI data centers. </span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"color:black;font-size:11pt;white-space:pre-wrap;\"> </span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"color:black;font-size:11pt;white-space:pre-wrap;\">The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles. </span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;text-align:start;\"><br></p><h6 style=\"font-family:"Basel Grotesk",Arial,sans-serif;line-height:1.6;font-size:13pt;font-weight:600;letter-spacing:0.25px;margin-top:8px;margin-bottom:4px;padding-left:0px;\"><b><strong style=\"white-space:pre-wrap;\">Notice to Recruiting Agencies</strong></b></h6><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Eridu does not accept unsolicited resumes or candidate profiles from staffing agencies or third-party recruiters. Any candidate submitted to Eridu without prior written authorization from our recruiting team will be considered unsolicited and will become the property of Eridu. Eridu reserves the right to pursue and hire such candidates without any obligation to pay fees. Recruiting agencies are expressly instructed not to contact hiring managers, employees, or executives regarding open positions.</span></p>",
"company": "<meta><h4 style=\"font-family:"Basel Grotesk",Arial,sans-serif;line-height:1.6;font-size:18pt;font-weight:600;letter-spacing:0px;margin-top:12px;margin-bottom:4px;padding-left:0px;\"><b><strong style=\"white-space:pre-wrap;\">About Eridu</strong></b></h4><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Eridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate AI data centers to deliver </span><i><em style=\"font-size:11pt;white-space:pre-wrap;\">Faster AI</em></i><span style=\"font-size:11pt;white-space:pre-wrap;\">. Today’s AI performance is frequently limited by communication bottlenecks. Eridu introduces multiple industry-first innovations across silicon, packaging, software, and systems to deliver an order of magnitude improvement in performance and unlock greater GPU utilization to speed training job completion times and tokens-per-second for more profitable inference. We do this while simultaneously reducing capital and power costs and improving reliability.</span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11pt;white-space:pre-wrap;\"> </span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">The company’s solutions and value proposition have been widely validated by leading hyperscalers.</span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11pt;white-space:pre-wrap;\"> </span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Eridu has raised over $200M to date including its most recent, oversubscribed Series A round. The company is led by a veteran team of Silicon Valley executives who have delivered multiple billion dollar product lines and led multiple companies to billion dollar exits, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (the world’s leading micro-LED company). The company is in execution mode and has a world-class engineering team with decades of experience in state-of-the-art silicon, packaging, optics, software, and systems. Eridu is working with best-in-class supply chain partners including silicon, packaging and systems.</span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11pt;white-space:pre-wrap;\"> </span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">Visit our website </span><a href=\"http://eridu.ai\" target=\"_blank\" class=\"css-173makr-linkStyle\" style=\"color:rgb(30,74,169);cursor:pointer;\"><span style=\"font-size:11pt;white-space:pre-wrap;\">eridu.ai</span></a><span style=\"font-size:11pt;white-space:pre-wrap;\"> to learn more.</span></p><p style=\"font-family:"Basel Grotesk",Arial,sans-serif;font-size:11.25pt;font-weight:400;line-height:1.6;letter-spacing:0.25px;margin:4px 0px;padding:0px;text-align:left;\"><br></p>"
},
"workLocations": [
"Saratoga, CA"
],
"employmentType": {
"id": "Salaried, full-time",
"label": "SALARIED_FT"
},
"payRangeDetails": [
{
"currency": "USD",
"isRemote": false,
"location": "San Francisco Bay Area",
"rangeEnd": 275000,
"frequency": "YEAR",
"rangeStart": 240000
}
],
"activeJobApplication": {
"basicQuestions": [
{
"oid": "first_name",
"title": "First name",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "last_name",
"title": "Last name",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "email",
"title": "Email",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "current_company",
"title": "Current company",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "phone_number",
"title": "Phone number",
"required": true,
"fieldType": "PHONE_NUMBER"
},
{
"oid": "location",
"title": "Location (city only)",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "linkedin_link",
"title": "LinkedIn link",
"required": true,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "website_link",
"title": "Website link",
"required": false,
"fieldType": "SHORT_ANSWER"
},
{
"oid": "resume",
"title": "Resume",
"required": true,
"fieldType": "FILE"
},
{
"oid": "cover_letter",
"title": "Cover letter",
"required": false,
"fieldType": "FILE"
}
],
"customQuestions": {
"fields": [
{
"oid": "first_name",
"title": "First name",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "last_name",
"title": "Last name",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "email",
"title": "Email",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "current_company",
"title": "Current company",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "phone_number",
"title": "Phone number",
"required": true,
"fieldData": {},
"fieldType": "PHONE_NUMBER"
},
{
"oid": "location",
"title": "Location (city only)",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "linkedin_link",
"title": "LinkedIn link",
"required": true,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "website_link",
"title": "Website link",
"required": false,
"fieldData": {},
"fieldType": "SHORT_ANSWER"
},
{
"oid": "resume",
"title": "Resume",
"required": true,
"fieldData": {},
"fieldType": "FILE"
},
{
"oid": "cover_letter",
"title": "Cover letter",
"required": false,
"fieldData": {},
"fieldType": "FILE"
}
]
},
"additionalQuestions": null
},
"hasAIEvaluationsEnabled": false,
"eeocQuestionnaireEnabled": true,
"applicationConfirmationTemplate": "66170c04267c15f732be1cf5",
"eeocQuestionnaireEnabledForJobPost": true
},
"detail_meta": {
"url": "https://ats.rippling.com/api/v2/board/eridu-ai/jobs/4b8364db-5acb-4e02-90f3-25d4387098fe",
"http_status": 200,
"content_type": "application/json",
"response_bytes": 18415
},
"detail_errors": []
}Get this page with API
Rendered from the bluedoor Job Postings API. Reproduce it:
GET https://api.bluedoor.sh/job-postings/v1/jobs/0335fec136a2789e87f8f9d41bc67bf5df4ad05d?include=descriptionJSONGET https://api.bluedoor.sh/job-postings/v1/orgs/d05d9cdc-fa71-444b-b57a-6140fe525606JSONGET https://api.bluedoor.sh/job-postings/v1/sources/2e3b3faf-1f18-443b-b03c-ab436c316a6bJSONGET https://api.bluedoor.sh/job-postings/v1/jobs/0335fec136a2789e87f8f9d41bc67bf5df4ad05d/eventsJSON