Senior Design Verification Engineer

HPR is a leading provider of high-performance and ultra-low latency electronic trading and capital markets infrastructure solutions offered as a managed service. Our cutting-edge technology is used by tier-1 financial institutions to monitor and execute trades rapidly and efficiently. As we continue to innovate and grow, we’re searching for a forward-thinking Senior Design Verification Engineer to help us build the future of capital markets infrastructure. As a Senior Design Verification Engineer at HPR, you will: Verify and maintain high-performance FPGA compute and networking systems used in electronic trading Own the verification process from specification, test planning, and testbench development through execution and coverage closure Partner with design engineers to review and execute comprehensive test plans Create and maintain reusable verification components and testbenches written in SystemVerilog Lead and mentor junior engineers, promoting our culture of continuous learning and collaboration Contribute to improving our verification processes, tools, and methodologies Required Qualifications BS/MS in Computer Engineering, Electrical Engineering, Computer Science, or related 5+ years of experience in design verification for FPGAs or ASICs Proficiency in SystemVerilog for verification Familiarity with advanced verification methods, including constrained randomization, functional coverage, and assertion-based checking Experience with industry-standard simulation and debugging tools (e.g., VCS, Verdi) Comfortable working in a Linux environment Strong problem solving, debugging, and communication skills Desired Qualifications Deep understanding of computer architecture and digital design concepts In-depth knowledge of networking protocols (IP, TCP, UDP) Experience verifying designs with high-speed interfaces (PCIe, Ethernet, and/or DDR) Familiarity with C programming and scripting in Python and/or Perl Compensation: In compliance with Massachusetts law, the anticipated annual base salary range for this position is $ $159,300 to $215,000. Please note that this range represents the expected base salary for this role at the time of posting. The final offer may vary based on factors such as the candidate's experience, skills, and qualifications. This range does not include other forms of compensation such as potential bonuses, equity, or benefits. This position requires being on-site at our office in Needham, MA full-time (5 days per week).

{
  "content_hash": "b9a3f2674576e417441450471533eb5e01744aac0d52c8fad65d8df9168f9bf8",
  "source_hash": "7fd0fe82ad052f33d89ce277d3c03222afd9b7ff15dc3cbaf70672d673bf8073",
  "last_changed_at": "2026-05-29T23:01:15.995Z",
  "active_status": "active"
}

{
  "language": "en",
  "location": {
    "raw": "Needham, MA",
    "city": "Needham",
    "region": "MA",
    "country": "United States",
    "is_remote": false,
    "confidence": 0.9
  },
  "salary_max": 215000,
  "salary_min": 159300,
  "inferred_at": "2026-06-06T07:34:48.043Z",
  "launch_scope": {
    "reason": "english_us_canada",
    "included": true,
    "language": "en",
    "location": {
      "raw": "Needham, MA",
      "city": "Needham",
      "region": "MA",
      "country": "United States",
      "is_remote": false,
      "confidence": 0.9
    },
    "countries": [
      "United States"
    ]
  },
  "remote_policy": null,
  "salary_period": "year",
  "workplace_type": "on_site",
  "salary_currency": "USD"
}

{}

{
  "title": "Senior Design Verification Engineer",
  "offices": [
    {
      "id": 4002614003,
      "name": "Needham",
      "location": "Needham, Massachusetts, United States",
      "child_ids": [],
      "parent_id": null
    }
  ],
  "language": "en",
  "location": {
    "name": "Needham, MA"
  },
  "metadata": [],
  "updated_at": "2026-04-27T14:35:44-04:00",
  "departments": [
    {
      "id": 4005152003,
      "name": "Engineering",
      "child_ids": [],
      "parent_id": null
    }
  ],
  "company_name": "HPR",
  "requisition_id": 5082164003,
  "first_published": "2024-11-27T09:20:35-05:00",
  "application_deadline": null
}